

PRELIMINARY

# CY7C1019

#### Features

- High speed
  - —t<sub>AA</sub> = 10 ns
- CMOS for optimum speed/power
- Center power/ground pinout
- Automatic power-down when deselected
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options

#### **Functional Description**

The CY7C1019 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\text{CE}}$ ), an active LOW output enable ( $\overline{\text{OE}}$ ), and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


# 128K x 8 Static RAM

<u>Writing</u> to the device is accomplished by taking chip enable  $\overline{(CE)}$  and write enable  $\overline{(WE)}$  inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by taking chip enable ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) LOW while forcing write enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in <u>a</u> high-impedance state when the <u>device</u> is deselected (CE HIGH), the <u>outputs</u> are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1019 is available in standard 400-mil-wide SOJs.



### **Selection Guide**

		7C1019–10	7C1019–12	7C1019–15
Maximum Access Time (ns)		10	12	15
Maximum Operating Current (mA)		240	220	200
	L	210	190	175
Maximum Standby Current (mA)		10	10	10
	L	1	1	1

Shaded areas contain advance information.

Cypress Semiconductor Corporation Document #: 38-05055 Rev. \*\*

3901 North First Street
 San Jose
 CA 95134
 408-943-2600
 Revised August 31, 2001



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V <sub>CC</sub> to Relative $GND^{[1]}$ –0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State $^{[1]}$ 0.5V to V_{CC} + 0.5V
DC Input Voltage <sup>[1]</sup> 0.5V to $V_{CC}$ + 0.5V

Electrical Characteristics Over the Operating Range

Current into Outputs (LOW)	20 n	nA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>200 <sup>-</sup>	1V
	000	•

Latch-Up Current......>200 mA

### **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	v <sub>cc</sub>
Commercial	0°C to +70°C	$5V \pm 10\%$

				7C10	019-10	7C10	019-12	7C10	019-15	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -4.0 m	2.4		2.4		2.4		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{CC},$ Output Disabled		-5	+5	-5	+5	-5	+5	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.			240		220		200	mA
	Supply Current	$I_{OUT} = 0 \text{ mÅ},$ f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	L		210		190		175	
I <sub>SB1</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$			40		40		40	mA
	Power-Down Current —TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = f <sub>MAX</sub>	L		20		20		20	
I <sub>SB2</sub>	Automatic CE Max. V <sub>CC</sub> ,				10		10		10	mA
	Power-Down Current —CMOS Inputs	$\begin{array}{l} CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ or \; V_{IN} \leq 0.3V, \; f=0 \end{array}$	L		1		1		1	

Shaded areas contain advance information.

## Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:

V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
 T<sub>A</sub> is the "instant on" case temperature.
 Tested initially and after any design or process changes that may affect these parameters.



### AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT 167Ω -0 1.73V OUTPUT O

#### Switching Characteristics<sup>[4]</sup> Over the Operating Range

		7C10	19-10	7C1019-12		7C1019-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE							
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		10		12		15	ns
WRITE CYC	CLE <sup>[7,8]</sup>			•				
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	8		9		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	5		6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		5		6		7	ns

Shaded areas contain advance information.

Note:

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance. 4.

t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. 5.

6.

three the specified with a calculation of the activity of the original (b) of the test body. Interfacion is the stated state body in the instance of the test body. The internal test is the state of the test body in the test body. The internal test is the state of the test body is the test body. The internal test is the state of the test body is the test body. The internal test is the state of the test body is the test body is the test body. The internal test is the state of the test body is the test body is the test body is the test body. The internal test is the state of the test body is the 7.


8.




#### Data Retention Characteristics Over the Operating Range (L Version Only)


Parameter	Description	Conditions	Min.	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	No input may exceed V <sub>CC</sub> + 0.5V	2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC}}{CE_1} = V_{DR} = 3.0V,$ $CE_1 \ge V_{CC} - 0.3V,$		300	μA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time	$V_{\rm IN} \ge V_{\rm CC} - 0.3V$ or $V_{\rm IN} \le 0.3V$	0		ns
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub>		ns


#### **Data Retention Waveform**



#### **Switching Waveforms**







#### Notes:


9. <u>Device is continuously selected</u>.  $\overline{OE}$ ,  $\overline{CE} = V_{||L}$ .

WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




## Switching Waveforms (continued)

## Write Cycle No. 1 (CE Controlled)<sup>[12, 13]</sup>



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)<sup>[12, 13]</sup>




Notes:

- 12. Data I/O is high impedance if OE = V<sub>IH</sub>.
  13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
  14. During this period the I/Os are in the output state and input signals should not be applied.



## Switching Waveforms (continued)

## Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)<sup>[13]</sup>



### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
Х	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1019-10VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019L-10VC	V33	32-Lead 400-Mil Molded SOJ	
12	CY7C1019-12VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019L-12VC	V33	32-Lead 400-Mil Molded SOJ	
15	CY7C1019-15VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019L-15VC	V33	32-Lead 400-Mil Molded SOJ	

Shaded area contains advance information.



#### Package Diagram

#### 32-Lead (400-Mil) Molded SOJ V33



© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Downloaded from Elecodis.com electronic components distributor



Document Title: 7C1019 128K x 8 Static RAM Document Number: 38-05055					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	107246	09/10/01	SZV	Change from Spec number: 38-00440 to 38-05055	