

BIPOLAR ANALOG INTEGRATED CIRCUIT μ PC8100GR

SILICON UP/DOWN CONVERTERS IC FOR 800 MHz to 900 MHz MOBILE COMMUNICATIONS

DESCRIPTION

 μ PC8100GR is a silicon monolithic integrated circuit designed as up/down converters for 800 MHz to 900 MHz mobile communications, mainly CT2. This IC consists of upconverter and downconverter, which are packaged in 20 pin SSOP. Quadrature modulator IC (μ PC8101GR) is also available as for kit-use with this IC. So, these pair devices contribute to make RF block small, high-performance and low power-consumption.

This product is manufactured using NEC's 20 GHz f⊤ NESAT™III silicon bipolar process. This process uses silicon nitride passivation film and gold electrodes. These materials can protect chip surface from external pollution and prevent corrosion and migration. Thus, this product has excellent performance, uniformity and reliability.

FEATURES

- Operating frequency fr = 800 MHz to 900 MHz, fi = 50 MHz to 150 MHz, fLo = 650 MHz to 1 050 MHz
- Upconverter and downconverter are integrated in 1 chip.
- 20 pin SSOP suitable for high-density surface mounting.
- Wide operating voltage Vcc = 2.7 to 4.5 V
- · Equipped with Power Save Function.
- · Excellent linearity

APPLICATIONS

- Typical application Digital cordless phone CT2.
- Further application Digital cellular, etc.

ORDERING INFORMATION

PART NUMBER	PACKAGE	SUPPLYING FORM
μPC8100GR-E2	20 pin plastic SSOP	Embossed tape 12 mm wide. QTY 2.5 kp/Reel.
	(225 mil)	Pin 1 indicates roll-in direction of tape.


Remark To order evaluation samples, please contact your local NEC sales office. (Order number: μPC8100GR)


Caution electro-static sensitive devices

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



INTERNAL BLOCK DIAGRAM AND PIN CONNECTIONS





16. OSC BYPASS (for UP CONV.)
17. OSC BYPASS (for DOWN CONV.)
18. OSC INPUT (for DOWN CONV.)
19. Vcc (for DOWN CONV.)

20. IF OUTPUT



PIN EXPLANATION

PIN NO.	ASSIGNMENT	APPLIED VOLTAGE (V)	PIN VOLTAGE (V)	FUNCTION AND APPLICATION	EQUIVALENT CIRCUIT
1	GND	0.0	-	Ground for downconverter. Must be connected to the system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible. (Track length should be kept as short as possible.)	
2	RF bypass	_	1.1	Bypass of RF input for downconverter.	
3	RF input	-	0.9	This pin is RF input for downconverter designed as double balanced mixer. This high-impedance input should be matched with external chip inductor. (eg 4.7 nH).	REG. W \$
4	Peaking out	-	0.12	Open emitter pin of low noise amplifier. Grounded with capacitor (eg 3 pF) and register (eg 22 Ω) serially.	REG.
5	Power-save pin for downconverter	0 to 4.5	-	This pin can control downconverter's ON/OFF operation with bias as follows; Bias: V Operation VPS ≥1.8 ON 0 to 1.0 OFF	
6	Power-save pin for upconverter	0 to 4.5	-	This pin can control upconverter's ON/ OFF operation with bias as follows; Bias: V Operation VPS ≥1.8 ON 0 to 1.0 OFF	5 or 6
7	Vcc for upconverter	2.7 to 4.5	_	Supply voltage for upconverter. Must be connected bypass capacitor (e.g 1 000 pF) to minimize ground impedance.	
8	RF output	same as Vcc through intactor	-	F output from upconverter. Connect the Vcc through inductor (eg 15 nH).	
9	GND	0.0	-	Ground for RF amplifier of upconverter.	



PIN EXPLANATION

PIN NO.	ASSIGNMENT	PIN VOLTAGE (V)	FUNCTION AND APPLICATION	EQUIVALENT CIRCUIT
10	MIX OUT 1	2.3	Mixer output from upconverter.	
11	MIX OUT 2	2.3	Mixer output from upconverter. 10 and 11 pins should be externally equipped with tank circuit of inductor (eg 4.7 nH) and capacitor (eg 3.5 pF).	
12	GND	0*	Ground for oscillator buffer amplifier and mixer of upconverter. Must be connected to the system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible. (Track length should be kept as short as possible.)	(10) (11) Vcc Vcc Vcc REG.
13	IF bypass	1.03	Bypass of IF input for upconverter.	
14	IF input	1.03	This pin is IF input for upconverter designed as double balanced mixer. This high-impedance input should be externally equipped with matching circuit of inductor (eg 220 nH) and capacitor (eg 1.5 pF).	
15	OSC input (for upconverter)	1.8	Local oscillator input for upconverter. Required for matching with register 51 Ω .	— → Vcc
16	OSC bypass (for upconverter)	1.8	Bypass of local oscillator input for upconverter.	
17	OSC bypass (for down- converter)	1.85	Bypass of local oscillator input for downconverter.	15, 18 (17)
18	OSC input (for down- converter)	1.85	Local oscillator input for down-converter. Required for matching with register 51 Ω .	1
19	Vcc supply for for down-converter	2.7 to 4.5*	Supply voltage for downconverter. It must be connected bypass capacitor (e.g 1 000 pF) to minimize ground impedance.	Vcc
20	IF output	1.45	IF output from downconverter.	**************************************

^{*} Externally supply voltage



ABSOLUTE MAXIMUM RATINGS

of package allowance clad epoxy glass board at $T_A = +70$ °C

Operating Temperature T_{opt} -20 to +70 °C Storage Temperature T_{stg} -65 to +150 °C

RECOMMENDED OPERATING CONDITIONS

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	Vcc	2.7	3.0	4.5	V
Operating Temperature	Topt	-20	+25	+70	°C

ELECTRICAL CHARACTERISTICS (TA = +25 °C, Vcc = 2.7 V, ZL = Zs = 50 Ω , unless otherwise specified; VP/s \geq 1.8 V)

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
UPCONVERTER BLOCK*1						
Circuit current	Icc	13.0	25.0	35.0	mA	No input signal
Conversion gain	CG	17.5	20.5	25.5	dB	P _{IFin} = -40 dBm
RF output level	PRFout	0	3		dBm	P_{IFin} = -10 dBm, 50 Ω load
Noise figure	NF		13	18	dB	DSB mode
Local leakage at RFout	LOrf		-25.0	-10.0	dBm	P₁Fin = −10 dBm
IF leakage at RFout	IF _{rf}		-12.0	-5.0	dBm	P₁Fin = −10 dBm
Circuit current in power-save mode*3	Icc(P/S)		220	350	μΑ	6PIN(P/S) ≤ 1.0 V
Power-save control voltage	V _{P/S} (ON)	1.8		4.5	V	
	V _{P/S} (OFF)			1.0	V	
Rise up time	Tup		2.5	5.0	μs	
DOWNCONVERTER BLOCK*2						
Circuit current	Icc	8.0	15.0	22.0	mA	No input signal
Conversion gain	CG	15.0	18.0	23.0	dB	P _{RFin} = -40 dBm
IF output level	PIFout	-4.5	-2.0		dBm	$P_{RFin} = -10 \text{ dBm}, 50 \Omega \text{ load}$
3rd order intermodulation distortion	IM3	-45.0	-49.0		dBc	frFin1 = 866.4 MHz, PrFin1 = -40 dBm
						frefin2 = 866.8 MHz, Prefin2 = -40 dBm
Noise figure	NF		7.5	10	dB	DSB mode
Circuit current in power-save mode*3	Icc(P/S)		220	350	μΑ	5PIN(P/S) ≤ 1.0 V
Power-save control voltage	VP/S(ON)	1.8		4.5	V	
	V _{P/S} (OFF)			1.0	V	
Rise up time	Tup		2.5	5.0	μs	

^{*1 :} fiFin = 150.05 MHz, freout = 864.05 to 868.05 MHz

 $f_{Loin} = 1014.10 \text{ to } 1018.1 \text{ MHz } (-9 \text{ dBm})$

 $f_{Loin} = 1014.10 \text{ to } 1018.1 \text{ MHz } (-9 \text{ dBm})$

^{*2 :} $f_{RFin} = 864.05$ to 868.05 MHz, $f_{IFout} = 150.05$ MHz

^{*3 :} Circuit current in power-save mode is total value of upconverter+downconverter




STANDARD CHARACTERISTIC FOR REFERENCE (Ta = 25 °C, Vcc = 2.7 V, ZL = Zs = 50 Ω , unless otherwise specified; Vp/s \geq 1.8 V)

PARAMETERS	SYMBOL	REFERENCE	UNIT	TEST CONDITIONS			
UPCONVERTER BLOCK							
3rd order intermodulation distortion	IM3	-39.0	dBc	f _{IFin} 1 = 150.4 MHz, P _{IF} 1 = -30 dBm f _{IFin} 2 = 150.8 MHz, P _{IF} 2 = -30 dBm			
DOWNCONVERTER BLOCK							
IF output 1 dB compression	P _{1dB}	-7.0	dBm				
Local leakage at IFout Pin	Loif	-29.0	dBm	P _{in} = -40 dBm			
RF leakage at IFout Pin	RFif	-44.0	dBm	P _{in} = -40 dBm			




TEST CIRCUIT






TEST CIRCUIT ASSEMBLED ON EVALUATION BOARD

IC MOUNTED SIDE




OSC IN $\begin{array}{c} 51\,\Omega \\ \hline 30\,\mathrm{pF} \\ \hline 150\,\mathrm{nH} \\ \end{array}$








TYPICAL PERFORMANCE (Unless otherwise specified Vcc = 2.7 V Vps ≥ 1.8 V)


- Downconverter block -



















- Downconverter block -

















- Upconverter block -












- Downconverter block -








TYPICAL APPLICATION

CT2 BLOCK DIAGRAM




The application circuits and their parameters are for references only and are not intended for use in actual design-in's.




PACKAGE DIMENSIONS

★ 20 PIN PLASTIC SSOP (225 mil) (UNIT: mm)



detail of lead end





NOTE Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.



NOTE ON CORRECT USE

- (1) Observe precautions for handling because of electrostatic sensitive devices.
- (2) Form a ground pattern as wide as possible to minimize ground impedance (to prevent undesired oscillation).
- (3) Keep the track length of the ground pins as short as possible.
- (4) Connect a bypass capacitor (e.g. 1 000 pF) to the Vcc pin.

RECOMMENDED SOLDERING CONDITIONS

This product should be soldered in the following recommended conditions. Other soldering method and conditions than the recommended conditions are to be consulted with our sales representatives.

μ PC8100GR

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow process: 2, Exposure limit*: None	IR35-00-2
VPS	Peak package's surface temperature: 215 °C or below, Reflow time: 40 seconds or below (200 °C or higher), Number of reflow process: 2, Exposure limit*: None	VP15-00-2
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or below Number of flow process: 1, Exposure limit*: None	WS60-00-1
Partial heating method	Terminal temperature: 300 °C or below, Flow time: 10 seconds or below, Exposure limit*: None	

^{*:} Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Note: Apply only a single process at once, except for "Partial heating method".

For details of recommended soldering conditions for surface mounting, refer to information document SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E).



NESAT (NEC Silicon Advanced Technology) is a trademark of NEC Corporation.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual
 property rights of third parties by or arising from use of a device described herein or any other liability arising
 from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights
 or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these circuits,
 software, and information in the design of the customer's equipment shall be done under the full responsibility
 of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
 parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8