CY7C0851VICY7C0851AV CY7C0852VICY7C0852AV CY7C0853VICY7C0853AV

> FLEx36™ $3.3 \mathrm{~V} 32 \mathrm{~K} / 64 \mathrm{~K} / 128 \mathrm{~K} / 256 \mathrm{~K} \times 36$ Synchronous Dual-Port RAM

## Features

■ True dual-ported memory cells that allow simultaneous access of the same memory location

- Synchronous pipelined operation

■ Organization of 2-Mbit, 4-Mbit, and 9-Mbit devices
■ Pipelined output mode allows fast operation
■ 0.18-micron Complimentary metal oxide semiconductor (CMOS) for optimum speed and power

■ High-speed clock to data access
■ 3.3 V low power
a Active as low as 225 mA (typ)

- Standby as low as 55 mA (typ)
- Mailbox function for message passing
- Global master reset

■ Separate byte enables on both ports
■ Commercial and industrial temperature ranges
■ IEEE 1149.1-compatible Joint test action group (JTAG) boundary scan

■ 172-Ball fine-pitch ball grid array (FBGA) (1 mm pitch) ( $15 \mathrm{~mm} \times 15 \mathrm{~mm}$ )

■ 176-Pin thin quad plastic flatpack (TQFP)
( $24 \mathrm{~mm} \times 24 \mathrm{~mm} \times 1.4 \mathrm{~mm}$ )
■ Counter wrap around control
I Internal mask register controls counter wrap-around
a Counter-interrupt flags to indicate wrap-around
$\square$ Memory block retransmit operation

- Counter readback on address lines

■ Mask register readback on address lines
■ Dual chip enables on both ports for easy depth expansion

## Functional Description

The FLEx $36^{\mathrm{TM}}$ family includes $2 \mathrm{M}, 4 \mathrm{M}$, and 9 M pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3 V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal setup and hold time.
During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter increments the address internally (more details to follow). The internal Write pulse width is independent of the duration of the R/W input signal. The internal Write pulse is self-timed to allow the shortest possible cycle times.
A HIGH on $\overline{\mathrm{CE}}_{0}$ or LOW on $\mathrm{CE}_{1}$ for one clock cycle powers down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.
Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).
The CY7C0853V/CY7C0853AV device in this family has limited features. Please see Address Counter and Mask Register Operations on page 9 for details.

## Product Selection Guide

| Density | 2-Mbit (64 K $\times \mathbf{3 6}$ ) | 4-Mbit (128 K $\times \mathbf{3 6}$ ) | 9-Mbit (256 K $\times \mathbf{3 6 )}$ |
| :--- | :---: | :---: | :---: |
| Part number | CY7C0851V/CY7C0851AV | CY7C0852V/CY7C0852AV | CY7C0853V/CY7C0853AV |
| Max. speed (MHz) | 167 | 167 | 133 |
| Max. access time - clock to data (ns) | 4.0 | 4.0 | 4.7 |
| Typical operating current (mA) | 225 | 225 | 270 |
| Package | 176-pin TQFP, 172-ball FBGA | 176-pin TQFP, 172-ball FBGA | 172-ball FBGA |

## Logic Block Diagram

The Logic Block Diagram is as follows. ${ }^{[1]}$


Note

1. 9 M device has 18 address bits, 4 M device has 17 address bits, and 2 M device has 16 address bits.

CY7C0851VICY7C0851AV CY7C0852VICY7C0852AV CY7C0853VICY7C0853AV

## Contents

Pin Configurations ..... 4
Pin Definitions ..... 7
Master Reset ..... 8
Mailbox Interrupts ..... 8
Address Counter and Mask Register Operations ..... 9
Counter Reset Operation ..... 9
Counter Load Operation ..... 9
Counter Readback Operation ..... 9
Counter Increment Operation ..... 9
Counter Hold Operation ..... 9
Counter Interrupt ..... 10
Retransmit ..... 10
Mask Reset Operation ..... 10
Mask Load Operation ..... 10
Mask Readback Operation ..... 10
Counting by Two ..... 10
IEEE 1149.1 Serial Boundary Scan (JTAG) ..... 13
Performing a TAP Reset ..... 13
Performing a Pause/Restart ..... 13
Identification Register Definitions ..... 13
Scan Registers Sizes ..... 13
Instruction Identification Codes ..... 13
Maximum Ratings ..... 14
Operating Range ..... 14
Electrical Characteristics ..... 14
Capacitance ..... 15
AC Test Load and Waveforms ..... 15
Switching Characteristics ..... 16
JTAG Timing ..... 18
Switching Waveforms ..... 19
Ordering Information ..... 31
$256 \mathrm{~K} \times 36$ ( 9 M ) 3.3 V Synchronous
CY7C0853V/CY7C0853AV Dual-Port SRAM ..... 31
$128 \mathrm{~K} \times 36$ (4 M) 3.3 V Synchronous
CY7C0852V/CY7C0852AV Dual-Port SRAM ..... 31
$64 \mathrm{~K} \times 36$ (2 M) 3.3 V Synchronous
CY7C0851V/CY7C0851AV Dual-Port SRAM ..... 31
Ordering Code Definitions ..... 32
Package Diagrams ..... 33
Acronyms ..... 36
Document Conventions ..... 36
Units of Measure ..... 36
Document History Page ..... 37
Sales, Solutions, and Legal Information ..... 39
Worldwide Sales and Design Support ..... 39
Products ..... 39
PSoC Solutions ..... 39

## Pin Configurations

Figure 1. 172-ball BGA pinout (Top View)

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | DQ32L | DQ30L | $\overline{\text { CNTINTL }}$ | vSS | DQ13L | VDD | DQ11L | DQ11R | VDD | DQ13R | vSs | $\overline{\text { CNTINTR }}$ | DQ30R | DQ32R |
| B | AOL | DQ33L | DQ29L | DQ17L | DQ14L | DQ12L | DQ9L | DQ9R | DQ12R | DQ14R | DQ17R | DQ29R | DQ33R | AOR |
| C | NC | A1L | DQ31L | DQ27L | $\overline{\text { INTL }}$ | DQ15L | DQ10L | DQ10R | DQ15R | $\overline{\text { INTR }}$ | DQ27R | DQ31R | A1R | NC |
| D | A2L | A3L | DQ35L | DQ34L | DQ28L | DQ16L | vSs | vss | DQ16R | DQ28R | DQ34R | DQ35R | A3R | A2R |
| E | A4L | A5L | CE1L | $\overline{\mathrm{BOL}}$ | VDD | vss |  |  | VDD | VDD | $\overline{\mathrm{BOR}}$ | CE1R | A5R | A4R |
| F | VDD | A6L | A7L | $\overline{\text { B1L }}$ | VDD |  |  |  |  | vSs | $\overline{\mathrm{B} 1 \mathrm{R}}$ | A7R | A6R | VDD |
| G | $\overline{\mathrm{OEL}}$ | $\overline{\text { B2L }}$ | $\overline{\text { B3L }}$ | $\overline{\mathrm{CEOL}}$ | CY7C0851V/CY7C0851AV <br> CY7C0852V/CY7C0851AV |  |  |  |  |  | $\overline{\mathrm{CEOR}}$ | $\overline{\text { B3R }}$ | $\overline{\mathrm{B2R}}$ | $\overline{O E R}$ |
| H | VSS | $\mathrm{R} / \bar{W} \mathrm{~L}$ | A8L | CLKL |  |  |  |  |  |  | CLKR | A8R | $\mathrm{R} / \overline{\mathrm{W}} \mathrm{R}$ | VSS |
| J | A9L | A10L | vss | $\overline{\text { ADSL }}$ | vss |  |  |  |  | VDD | $\overline{\text { ADSR }}$ | $\overline{\text { MRST }}$ | A10R | A9R |
| K | A11L | A12L | A15L ${ }^{[2]}$ | $\overline{\text { CNTRSTL }}$ | VDD | VDD |  |  | VSS | VDD | $\overline{\text { CNTRSTR }}$ | A15R ${ }^{[2]}$ | A12R | A11R |
| L | CNT/MSKL | A13L | $\overline{\text { CNTENL }}$ | DQ26L | DQ25L | DQ19L | vss | vss | DQ19R | DQ25R | DQ26R | $\overline{\text { CNTENR }}$ | A13R | CNT/MSKR |
| M | A16L ${ }^{[2]}$ | A14L | DQ22L | DQ18L | TDI | DQ7L | DQ2L | DQ2R | DQ7R | TCK | DQ18R | DQ22R | A14R | A16R ${ }^{[2]}$ |
| N | DQ24L | DQ20L | DQ8L | DQ6L | DQ5L | DQ3L | DQOL | DQ0R | DQ3R | DQ5R | DQ6R | DQ8R | DQ20R | DQ24R |
| P | DQ23L | DQ21L | TDO | vss | DQ4L | VDD | DQ1L | DQ1R | VDD | DQ4R | vss | TMS | DQ21R | DQ23R |

Note
2. For CY7C0851V/CY7C0851AV, pins M1 and M14 are NC.

Pin Configurations (continued)
Figure 2. 172-ball BGA pinout (Top View)


Figure 3. 176-pin TQFP pinout (Top View)


## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{17 \mathrm{~L}}{ }^{[3]}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{17 \mathrm{R}}{ }^{[3]}$ | Address inputs. |
| $\overline{\mathrm{ADS}}_{\mathrm{L}}{ }^{[4]}$ | $\overline{\mathrm{ADS}}_{\mathrm{R}}{ }^{[4]}$ | Address strobe input. Used as an address qualifier. This signal should be asserted LOW for the part using the externally supplied address on the address pins and for loading this address into the burst address counter. |
| $\overline{\mathrm{CEO}}_{\mathrm{L}}{ }^{[4]}$ | $\overline{\mathrm{CEO}}_{\mathrm{R}}{ }^{[4]}$ | Active LOW chip enable input. |
| $\mathrm{CE1}_{\mathrm{L}}{ }^{[4]}$ | $\mathrm{CE1}_{\mathrm{R}}{ }^{[4]}$ | Active HIGH chip enable input. |
| $\mathrm{CLK}_{\mathrm{L}}$ | $\mathrm{CLK}_{\mathrm{R}}$ | Clock signal. Maximum clock input rate is $\mathrm{f}_{\text {MAX }}$. |
| $\overline{\text { CNTEN }}^{\text {[4] }}$ | $\overline{\mathrm{CNTEN}}_{\mathrm{R}}{ }^{[4]}$ | Counter enable input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. The increment is disabled if ADS or CNTRST are asserted LOW. |
| $\overline{\text { CNTRST }}_{\text {L }}{ }^{[4]}$ | $\overline{\text { CNTRST }}_{\text {R }}{ }^{[4]}$ | Counter reset input. Asserting this signal LOW resets to zero the unmasked portion of the burst address counter of its respective port. CNTRST is not disabled by asserting ADS or CNTEN. |
| CNT/ $/ \overline{M S K}_{\mathrm{L}}{ }^{[4]}$ | CNT/ $/ \overline{M S K}_{\mathrm{R}}{ }^{[4]}$ | Address counter mask register enable input. Asserting this signal LOW enables access to the mask register. When tied HIGH, the mask register is not accessible and the address counter operations are enabled based on the status of the counter control signals. |
| $\mathrm{DQ}_{0 \mathrm{~L}}-\mathrm{DQ}_{35 \mathrm{~L}}$ | $\mathrm{DQ}_{0 \mathrm{R}}-\mathrm{DQ}_{35 \mathrm{R}}$ | Data bus input/output. |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output enable input. This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations. |
| $\overline{\mathrm{INT}}_{\mathrm{L}}$ | $\overline{\mathrm{INT}}_{\mathrm{R}}$ | Mailbox interrupt flag output. The mailbox permits communications between ports. The upper two memory locations can be used for message passing. $\mathrm{INT}_{\mathrm{L}}$ is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox. |
| $\overline{\text { CNTINT }}^{\text {L }}{ }^{[4]}$ | $\overline{\mathrm{CNTINT}}_{\mathrm{R}}{ }^{[4]}$ | Counter interrupt output. This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s." |
| $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{L}}$ | $\mathrm{R} / \overline{\mathrm{W}}_{\mathrm{R}}$ | Read/Write enable input. Assert this pin LOW to write to, or HIGH to Read from the dual port memory array. |
| $\overline{\mathrm{B}}_{0 \mathrm{~L}} \overline{\mathrm{~B}}_{3 \mathrm{~L}}$ | $\overline{\mathrm{B}}_{0 \mathrm{R}}-\overline{\mathrm{B}}_{3 \mathrm{R}}$ | Byte select inputs. Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array. |
| $\overline{\text { MRST }}$ |  | Master reset input. $\overline{\text { MRST }}$ is an asynchronous input signal and affects both ports. Asserting $\overline{\text { MRST }}$ LOW performs all of the reset functions as described in the text. A MRST operation is required at power up. |
| TMS |  | JTAG test mode select input. It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK. |
| TDI |  | JTAG test data input. Data on the TDI input is shifted serially into selected registers. |
| TCK |  | JTAG test clock input. |
| TDO |  | JTAG test data output. TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP. |
| $\mathrm{V}_{\text {SS }}$ |  | Ground inputs. |
| $V_{\text {DD }}$ |  | Power inputs. |

[^0]
## Master Reset

The FLEx36 family devices undergo a complete reset by taking its MRST input LOW. The MRST input can switch asynchronously to the clocks. The MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). The MRST also forces the Mailbox Interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. The MRST must be performed on the FLEx36 family devices after power up.

## Mailbox Interrupts

The upper two memory locations may be used for message passing and permit communications between ports. Table 1 shows the interrupt operation for both ports of CY7C853V/CY7C0853AV. The highest memory location, 3FFFF is the mailbox for the right port and 3FFFE is the mailbox for the
left port. Table 1 shows that in order to set the $\overline{\mathrm{INT}}_{\mathrm{R}}$ flag, a Write operation by the left port to address 3FFFF asserts $\mathrm{INT}_{\mathrm{R}}$ LOW. At least one byte has to be active for a Write to generate an interrupt. A valid Read of the 3FFFF location by the right port resets $\mathrm{INT}_{\mathrm{R}}$ HIGH. At least one byte has to be active in order for a Read to reset the interrupt. When one port Writes to the other port's mailbox, the INT of the port that the mailbox belongs to is asserted LOW. The INT is reset when the owner (port) of the mailbox Reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (that is it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (that is it follows the clock edge of the reading port).
Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

Table 1. Interrupt Operation Example ${ }^{[5, ~ 6, ~ 7, ~ 8, ~ 9] ~}$

| Function | Left Port |  |  |  | Right Port |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R/W ${ }_{\text {L }}$ | $\mathrm{CE}_{\mathrm{L}}$ | A 0 L-17L | $\mathrm{INT}_{\mathrm{L}}$ | R/W $\mathrm{W}_{\text {R }}$ | $\mathrm{CE}_{\mathrm{R}}$ | A0R-17R | $\mathrm{INT}_{\mathrm{R}}$ |
| Set right $\overline{\mathrm{INT}}_{\mathrm{R}}$ flag | L | L | 3FFFF | X | X | X | X | L |
| Reset right $\overline{\mathrm{INT}}_{\mathrm{R}}$ flag | X | X | X | X | H | L | 3FFFF | H |
| Set left $\overline{\mathrm{NT}}_{\underline{L}}$ flag | X | X | X | L | L | L | 3FFFE | X |
| Reset left $\mathrm{INT}_{\mathrm{L}}$ flag | H | L | 3FFFE | H | X | X | X | X |

Table 2. Address Counter and Counter-Mask Register Control Operation (Any Port) ${ }^{[10,11]}$

| CLK | MRST | CNT/MSK | CNTRST | ADS | CNTEN | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | L | X | X | X | X | Master reset | Reset address counter to all 0s and mask register to all 1s. |
| - | H | H | L | X | X | Counter reset | Reset counter unmasked portion to all 0s. |
| $\square$ | H | H | H | L | L | Counter load | Load counter with external address value presented on address lines. |
| - | H | H | H | L | H | Counter readback | Read out counter internal value on address lines. |
| $\square$ | H | H | H | H | L | Counter increment | Internally increment address counter value. |
| $\square$ | H | H | H | H | H | Counter hold | Constantly hold the address value for multiple clock cycles. |
| $\square$ | H | L | L | X | X | Mask reset | Reset mask register to all 1s. |
| $\checkmark$ | H | L | H | L | L | Mask load | Load mask register with value presented on the address lines. |
| $\checkmark$ | H | L | H | L | H | Mask readback | Read out mask register value on address lines. |
| $\checkmark$ | H | L | H | H | X | Reserved | Operation undefined |

## Notes

5. 9 M device has 18 address bits, 4 M device has 17 address bits, and 2 M device has 16 address bits.
6. $\overline{C E}$ is internal signal. $\overline{C E}=L O W$ if $\overline{C E}_{0}=L O W$ and $C E_{1}=H I G H$. For a single Read operation, $C E$ only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data is out after the following CLK edge and is three-stated after the next CLK edge.
7. $\overline{\mathrm{OE}}$ is "Don't Care" for mailbox operation.
8. At least one of $\overline{\mathrm{BO}}, \overline{\mathrm{B} 1}, \overline{\mathrm{~B} 2}$, or $\overline{\mathrm{B} 3}$ must be LOW.
9. A16x is a NC for CY7C0851V/CY7C0851AV, therefore the Interrupt Addresses are FFFF and EFFF.
10. "X" = "Don't Care," "H" = HIGH, "L" = LOW.
11. Counter operation and mask register operation is independent of chip enables.

## Address Counter and Mask Register Operations

This section ${ }^{[12]}$ describes the features only apply to CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV devices, but not to the CY7C0853V/CY7C0853AV device. Each port of these devices has a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.
The counter register contains the address used to access the RAM array. It is changed only by the Counter Load, Increment, Counter Reset, and by master reset (MRST) operations.
The mask register value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more " 0 s " in the most significant bits define the masked region, one or more " 1 s " in the least significant bits define the unmasked region. Bit 0 may also be " 0 ", masking the least significant counter bit and causing the counter to increment by two instead of one.
The mirror register is used to reload the counter register on increment operations (see "retransmit", below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load operation, and by the MRST.
Table 2 on page 8 summarizes the operation of these registers and the required input control signals. The MRST control signal is asynchronous. All the other control signals in Table 2 on page 8 (CNT/MSK, CNTRST, ADS, CNTEN) are synchronized to the port's CLK. All these counter and mask operations are independent of the port's chip enable inputs (CE0 and CE1).
Counter enable ( $\overline{\mathrm{CNTEN}}$ ) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's $\overline{\text { CNTEN }}$ is asserted and the $\overline{\text { ADS }}$ is deasserted, the address counter increments on each LOW to HIGH transition of that port's clock signal. This will Read/Write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and loops back to the start. Counter reset ( $\overline{\mathrm{CNTRST}}$ ) is used to reset the unmasked portion of the burst counter to 0 s . A counter-mask register is used to control the counter wrap.

## Counter Reset Operation

All unmasked bits of the counter are reset to " 0 ." All masked bits remain unchanged. The mirror register is loaded with the value of the burst counter. A Mask Reset followed by a Counter Reset
will reset the counter and mirror registers to 00000, as will master reset (MRST).

## Counter Load Operation

The address counter and mirror registers are both loaded with the address value presented at the address lines.

## Counter Readback Operation

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address is valid $\mathrm{t}_{\mathrm{CA} 2}$ after the next rising edge of the port's clock. If address readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) is three-stated. Figure 4 on page 11 shows a block diagram of the operation.

## Counter Increment Operation

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a " 1 " for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are " 1 ", the next increment wraps the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being "1s", a counter interrupt flag (CNTINT) is asserted. The next Increment returns the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 00000 by externally connecting CNTINT to CNTRST. ${ }^{[13]}$ An increment that results in one or more of the unmasked bits of the counter being "0" deasserts the counter interrupt flag. The example in Figure 5 on page 12 shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit " 0 " as the LSB and bit " 16 " as the MSB. The maximum value the mask register can be loaded with is 1FFFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8 h . The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address starts at address 8 h . The counter increments its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count. CNTINT is issued when the counter reaches its maximum value.

## Counter Hold Operation

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

[^1]
## Counter Interrupt

The counter interrupt ( $\overline{\mathrm{CNTINT}})$ is asserted LOW when an increment operation results in the unmasked portion of the counter register being all "1s." It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

## Retransmit

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal "mirror register" is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this "mirror register". If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the "mirror register". Thus, the repeated access of the same data is allowed without the need for any external logic.

## Mask Reset Operation

The mask register is reset to all " 1 s ", which unmasks every bit of the counter. Master reset (MRST) also resets the mask register to all " 1 s ".

## Mask Load Operation

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment operations. Permitted values are of the form $2^{n}-1$ or $2^{n}-2$. From the most significant bit to the least significant bit, permitted values have zero or more " 0 s ", one or more " 1 s ", or one " 0 ". Thus 1FFFF, 003FE, and 00001 are permitted values, but 1F0FF, 003FC, and 00000 are not.

## Mask Readback Operation

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address is valid $\mathrm{t}_{\mathrm{CM} 2}$ after the next rising edge of the port's clock. If mask readback occurs while the port is enabled (CEO LOW and CE1 HIGH), the data lines (DQs) is three-stated. Figure 4 on page 11 shows a block diagram of the operation.

## Counting by Two

When the least significant bit of the mask register is " 0 ," the counter increments by two. This may be used to connect the CY7C0851V/CY7C0851AV/CY7C0852V/CY7C0852AV as a 72-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 72-bit data in even memory locations, and the other half in odd memory locations.

Figure 4. Counter, Mask, and Mirror Logic Block Diagram ${ }^{[14]}$


Note
14. 9 M device has 18 address bits, 4 M device has 17 address bits, and 2 M device has 16 address bits.

Figure 5. Programmable Counter-Mask Register Operation ${ }^{[15,16]}$


Notes
15. 9 M device has 18 address bits, 4 M device has 17 address bits, and 2 M device has 16 address bits. 16. The " $X$ " in this diagram represents the counter upper bits.

## IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV / CY7C0853V / CY7C0853AV incorporates an IEEE 1149.1 serial boundary scan ${ }^{[17]}$ test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard $3.3 \mathrm{VI} / \mathrm{O}$ logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

## Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $\mathrm{V}_{\mathrm{DD}}$ ) for five rising edges of TCK. This reset does not affect the operation of the devices, and may be performed while the devices are operating. An MRST must be performed on the devices after power-up.

## Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain outputs the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device outputs a 11010101. This extra bit causes some testers to report an erroneous failure for the devices in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

## Identification Register Definitions

| Instruction Field | Value | Description |
| :--- | :---: | :--- |
| Revision number (31:28) | Oh | Reserved for version number. |
| Cypress device ID (27:12) | C001h | Defines Cypress part number for the CY7C0851V/CY7C0851AV |
|  | C002h | Defines Cypress part number for the CY7C0852V/CY7C0852AV and <br> CY7C0853V/CY7C0853AV |
| Cypress JEDEC ID (11:1) | 034 h | Allows unique identification of the DP family device vendor. |
| ID register presence (0) | 1 | Indicates the presence of an ID register. |

## Scan Registers Sizes

| Register Name | Bit Size |
| :---: | :---: |
| Instruction | 4 |
| Bypass | 1 |
| Identification | 32 |
| Boundary Scan | $\mathrm{n}^{[18]}$ |

## Instruction Identification Codes

| Instruction | Code | Description |
| :--- | :---: | :--- |
| EXTEST | 0000 | Captures the Input/Output ring contents. Places the BSR between the TDI and TDO. |
| BYPASS | 1111 | Places the BYR between TDI and TDO. |
| IDCODE | 1011 | Loads the IDR with the vendor ID code and places the register between TDI and TDO. |
| HIGHZ | 0111 | Places BYR between TDI and TDO. Forces all CY7C0851AV / CY7C0852AV / <br> CY7C0853AV output drivers to a High Z state. |
| CLAMP | 1000 | Controls boundary to 1/0. Places BYR between TDI and TDO. |
| SAMPLE/PRELOAD | 1100 | Captures the input/output ring contents. Places BSR between TDI and TDO. |
| NBSRST | All other codes | Other combinations are reserved. Do not use other than the above. |
| RESERVED |  |  |

[^2]
## Maximum Ratings

Exceeding maximum ratings ${ }^{[19]}$ may impair the useful life of the device. These user guidelines are not tested.
Storage temperature .............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with
Power applied ................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage to ground potential ............. -0.5 V to +4.6 V
DC voltage applied to
Outputs in High Z state ...................... -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC input voltage .......................... -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ [20]
Output current into outputs (LOW) ............................ 20 mA
Static discharge voltage
(JEDEC JESD22-A114-2000B) .............................. > 2000 V
Latch-up current ..................................................... $>200 \mathrm{~mA}$

Operating Range

| Range | Ambient Temperature | V ${ }_{\text {DD }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 165 \mathrm{mV}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 165 \mathrm{mV}$ |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description |  | -167 |  |  | -133 |  |  | -100 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage ( $\mathrm{V}_{\mathrm{DD}}=$ Min., $\left.\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}\right)$ |  | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage ( $\mathrm{V}_{\mathrm{DD}}=$ Min., $\left.\mathrm{I}_{\mathrm{OL}}=+4.0 \mathrm{~mA}\right)$ |  | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  | 2.0 | - | - | 2.0 | - | - | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage |  | - | - | 0.8 | - | - | 0.8 | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output leakage current |  | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {X1 }}$ | Input leakage current except TDI, TMS, MRST |  | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| IIX2 | Input leakage current TDI, TMS, MRST |  | -0.1 | - | 1.0 | -0.1 | - | 1.0 | -0.1 | - | 1.0 | mA |
| ICC | Operating current for $\left(\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}_{\mathrm{I}}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}\right)$, Outputs disabled | CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV | - | 225 | 300 | - | 225 | 300 | - | - | - | mA |
|  |  | $\begin{aligned} & \text { CY7C0853V I } \\ & \text { CY7C0853AV } \end{aligned}$ | - | - | - | - | 270 | 400 | - | 200 | 310 |  |
| $\mathrm{I}_{\mathrm{SB} 1}{ }^{[21]}$ | Standby current (both ports TTL level) $\overline{C E}_{L}$ and $\overline{C E}_{R} \geq V_{I H}, f=f_{M A X}$ |  | - | 90 | 115 | - | 90 | 115 | - | 90 | 115 | mA |
| $\mathrm{I}_{\text {SB2 }}{ }^{[21]}$ | Standby current (one port TTL level) $\overline{C E}_{L} \mid \overline{C E}_{R} \geq V_{I H}, f=f_{M A X}$ |  | - | 160 | 210 | - | 160 | 210 | - | 160 | 210 | mA |
| $\mathrm{I}_{\mathrm{SB} 3}{ }^{[21]}$ | Standby current (both ports CMOS level) $\overline{C E}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}, \mathrm{f}=0$ |  | - | 55 | 75 | - | 55 | 75 | - | 55 | 75 | mA |
| $\mathrm{I}_{\mathrm{SB} 4}{ }^{[21]}$ | $\begin{aligned} & \text { Standby current (one port CMOS level) } \\ & \mathrm{CE}_{\mathrm{L}} \mid \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  | - | 160 | 210 | - | 160 | 210 | - | 160 | 210 | mA |
| $\mathrm{I}_{\text {SB5 }}$ | Operating current $\left(V_{D D}=\operatorname{Max}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \mathrm{f}=0\right)$ <br> Outputs disabled | $\begin{aligned} & \text { CY7C0853V I } \\ & \text { CY7C0853AV } \end{aligned}$ | - | - | - | - | 70 | 100 | - | 70 | 100 | mA |

[^3]
## Capacitance

| Part Number ${ }^{[22]}$ | Parameter | Description | Test Conditions | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CY7C0851V / CY7C0851AV / CY7C0852V / CY7C0852AV | $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{aligned}$ | 13 | pF |
|  | $\mathrm{C}_{\text {OUT }}$ | Output capacitance |  | 10 | pF |
| CY7C0853V / CY7C0853AV | $\mathrm{C}_{\text {IN }}$ | Input capacitance |  | 22 | pF |
|  | $\mathrm{C}_{\text {OUT }}$ | Output capacitance |  | 20 | pF |

## AC Test Load and Waveforms

Figure 6. AC Test Load and Waveforms

(a) Normal Load (Load 1)

(b) Three-state Delay (Load 2)


Note
Note
22. $\mathrm{C}_{\text {Out }}$ also references $\mathrm{C}_{\text {I/O }}$

## Switching Characteristics

Over the Operating Range

| Parameter | Description | -167 |  | -133 |  |  |  | -100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { CY7C0851V I } \\ & \text { CY7C0851AV I } \\ & \text { CY7C0852V I } \\ & \text { CY7C0852AV } \end{aligned}$ |  | $\begin{aligned} & \text { CY7C0851V I } \\ & \text { CY7C0851AV I } \\ & \text { CY7C0852V I } \\ & \text { CY7C0852AV } \end{aligned}$ |  | CY7C0853V I CY7C0853AV |  | CY7C0853V I CY7C0853AV |  |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {MAX2 }}$ | Maximum operating frequency | - | 167 | - | 133 | - | 133 | - | 100 | MHz |
| $\mathrm{t}_{\mathrm{CYC} 2}$ | Clock cycle time | 6.0 | - | 7.5 | - | 7.5 | - | 10.0 | - | ns |
| $\mathrm{t}_{\mathrm{CH} 2}$ | Clock HIGH time | 2.7 | - | 3.0 | - | 3.0 | - | 4.0 | - | ns |
| $\mathrm{t}_{\mathrm{CL2}}$ | Clock LOW time | 2.7 | - | 3.0 | - | 3.0 | - | 4.0 | - | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[23]}$ | Clock rise time | - | 2.0 | - | 2.0 | - | 2.0 | - | 3.0 | ns |
| $\mathrm{t}_{\mathrm{F}}{ }^{[23]}$ | Clock fall time | - | 2.0 | - | 2.0 | - | 2.0 | - | 3.0 | ns |
| $\mathrm{t}_{\text {SA }}$ | Address setuptime | 2.3 | - | 2.5 | - | 2.5 | - | 3.0 | - | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold time | 0.6 | - | 0.6 | - | 0.6 | - | 0.6 | - | ns |
| $\mathrm{t}_{\mathrm{SB}}$ | Byte select setup time | 2.3 | - | 2.5 | - | 2.5 | - | 3.0 | - | ns |
| $\mathrm{t}_{\mathrm{HB}}$ | Byte select hold time | 0.6 | - | 0.6 | - | 0.6 | - | 0.6 | - | ns |
| $\mathrm{t}_{\mathrm{SC}}$ | Chip enable setup time | 2.3 | - | 2.5 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip enable hold time | 0.6 | - | 0.6 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\text {sw }}$ | R/W setup time | 2.3 | - | 2.5 | - | 2.5 | - | 3.0 | - | ns |
| thw | R/W hold time | 0.6 | - | 0.6 | - | 0.6 | - | 0.6 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Input data setup time | 2.3 | - | 2.5 | - | 2.5 | - | 3.0 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Input data hold time | 0.6 | - | 0.6 | - | 0.6 | - | 0.6 | - | ns |
| $\mathrm{t}_{\text {SAD }}$ | $\overline{\text { ADS }}$ setup time | 2.3 | - | 2.5 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\text {HAD }}$ | $\overline{\text { ADS }}$ hold time | 0.6 | - | 0.6 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\text {SCN }}$ | $\overline{\text { CNTEN }}$ setup time | 2.3 | - | 2.5 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\mathrm{HCN}}$ | CNTEN hold time | 0.6 | - | 0.6 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\text {SRST }}$ | CNTRST setup time | 2.3 | - | 2.5 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\text {HRST }}$ | CNTRST hold time | 0.6 | - | 0.6 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\text {SCM }}$ | CNT/ $\overline{\mathrm{MSK}}$ setup time | 2.3 | - | 2.5 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\mathrm{HCM}}$ | CNT/MSK hold time | 0.6 | - | 0.6 | - | NA | - | NA | - | ns |
| $\mathrm{t}_{\text {OE }}$ | Output enable to data valid | - | 4.0 | - | 4.4 | - | 4.7 | - | 5.0 | ns |
| $\mathrm{t}_{\mathrm{OLz}}{ }^{[24,25]}$ | $\overline{\mathrm{OE}}$ to Low Z | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{OHz}}{ }^{[24,25]}$ | $\overline{\mathrm{OE}}$ to High Z | 0 | 4.0 | 0 | 4.4 | 0 | 4.7 | 0 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{CD} 2}$ | Clock to data valid | - | 4.0 | - | 4.4 | - | 4.7 | - | 5.0 | ns |
| $\mathrm{t}_{\text {CA2 }}$ | Clock to counter address valid | - | 4.0 | - | 4.4 | - | NA | - | NA | ns |
| $\mathrm{t}_{\text {CM2 }}$ | Clock to mask register readback valid | - | 4.0 | - | 4.4 | - | NA | - | NA | ns |
| $\mathrm{t}_{\mathrm{DC}}$ | Data output hold after clock HIGH | 1.0 | - | 1.0 | - | 1.0 | - | 1.0 | - | ns |

## Note

23. Except JTAG signals ( $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}<10 \mathrm{~ns}$ [max.]).
24. This parameter is guaranteed by design, but it is not production tested.
25. Test conditions used are Load 2.

Switching Characteristics (continued)
Over the Operating Range

| Parameter | Description | -167 |  | -133 |  |  |  | -100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CY7C0851V I CY7C0851AV I CY7C0852V I CY7C0852AV |  | CY7C0851V I CY7C0851AV I CY7C0852V I CY7C0852AV |  | CY7C0853V I CY7C0853AV |  | CY7C0853V I <br> CY7C0853AV |  |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{CKHz}}{ }^{[26,27]}$ | Clock HIGH to output High Z | 0 | 4.0 | 0 | 4.4 | 0 | 4.7 | 0 | 5.0 | ns |
| $\mathrm{t}_{\mathrm{CKLz}}{ }^{[26,27]}$ | Clock HIGH to output Low Z | 1.0 | 4.0 | 1.0 | 4.4 | 1.0 | 4.7 | 1.0 | 5.0 | ns |
| $\mathrm{t}_{\text {SINT }}$ | Clock to INT set time | 0.5 | 6.7 | 0.5 | 7.5 | 0.5 | 7.5 | 0.5 | 10 | ns |
| $\mathrm{t}_{\text {RINT }}$ | Clock to INT reset time | 0.5 | 6.7 | 0.5 | 7.5 | 0.5 | 7.5 | 0.5 | 10 | ns |
| $\mathrm{t}_{\text {SCINT }}$ | Clock to CNTINT set time | 0.5 | 5.0 | 0.5 | 5.7 | NA | NA | NA | NA | ns |
| $\mathrm{t}_{\text {RCINT }}$ | Clock to $\overline{\text { CNTINT }}$ reset time | 0.5 | 5.0 | 0.5 | 5.7 | NA | NA | NA | NA | ns |
| Port to Port Delays |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}^{\text {ccs }}$ | Clock to clock skew | 5.2 | - | 6.0 | - | 6.0 | - | 8.0 | - | ns |
| Master Reset Timing |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RS }}$ | Master reset pulse width | 7.0 | - | 7.5 | - | 7.5 | - | 10.0 | - | ns |
| $\mathrm{t}_{\text {RSS }}$ | Master reset setup time | 6.0 | - | 6.0 | - | 6.0 | - | 8.5 | - | ns |
| $\mathrm{t}_{\text {RSR }}$ | Master reset recovery time | 6.0 | - | 7.5 | - | 7.5 | - | 10.0 | - | ns |
| $\mathrm{t}_{\text {RSF }}$ | Master reset to outputs inactive | - | 10.0 | - | 10.0 | - | 10.0 | - | 10.0 | ns |
| $\mathrm{t}_{\text {RSCNTINT }}$ | Master reset to counter interrupt flag reset time | - | 10.0 | - | 10.0 | - | NA | - | NA | ns |

[^4]
## JTAG Timing

| Parameter | Description | 167/133/100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{f}_{\text {JTAG }}$ | Maximum JTAG TAP controller frequency | - | 10 | MHz |
| $\mathrm{t}_{\text {TCYC }}$ | TCK clock cycle time | 100 | - | ns |
| $\mathrm{t}_{\text {TH }}$ | TCK clock HIGH time | 40 | - | ns |
| $\mathrm{t}_{\mathrm{TL}}$ | TCK clock LOW Time | 40 | - | ns |
| $\mathrm{t}_{\text {TMSS }}$ | TMS setup to TCK clock rise | 10 | - | ns |
| $\mathrm{t}_{\text {TMSH }}$ | TMS hold after TCK clock rise | 10 | - | ns |
| ${ }^{\text {T }}$ TDIS | TDI setup to TCK clock rise | 10 | - | ns |
| $\mathrm{t}_{\text {TDIH }}$ | TDI hold after TCK clock rise | 10 | - | ns |
| $\mathrm{t}_{\text {TDOV }}$ | TCK clock LOW to TDO valid | - | 30 | ns |
| $\mathrm{t}_{\text {TDOX }}$ | TCK clock LOW to TDO invalid | 0 | - | ns |

Figure 7. JTAG Switching Waveform


Figure 8. Master Reset


Figure 9. Read Cycle ${ }^{[28,29,30,31,32]}$


Notes
28. $\overline{C E}$ is internal signal. $\overline{C E}=L O W$ if $\overline{C E}_{0}=$ LOW and $C E_{1}=$ HIGH. For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data is out after the following CLK edge and is three-stated after the next CLK edge.
29. $\overline{O E}$ is asynchronously controlled; all other inputs (excluding MRST and JTAG) are synchronous to the rising clock edge.
30. $\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=$ LOW, and $\overline{\mathrm{MRST}}=\overline{\mathrm{CNTRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$.
31. The output is disabled (high-impedance state) by $\overline{\mathrm{CE}}=\mathrm{V}_{1 H}$ following the next rising edge of the clock.
32. Addresses do not have to be accessed sequentially since $\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=\mathrm{V}_{\mathrm{IL}}$ with $\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{V}_{\mathrm{IH}}$ constantly loads the address on the rising edge of the CLK . Numbers are for reference only.

Switching Waveforms (continued)
Figure 10. Bank Select Read ${ }^{[33,34]}$


Figure 11. Read-to-Write-to-Read $(\overline{O E}=L O W){ }^{[32,35,36,37,38]}$


Notes
33. In this depth-expansion example, B1 represents Bank \#1 and B2 is Bank \#2; each bank consists of one Cypress CY7C0851V/CY7C0851AV/CY7C0852V/CY7C0852AV device from this data sheet. ADDRESS $_{(\mathrm{B} 1)}=\operatorname{ADDRESS}_{(\mathrm{B} 2)}$.
34. $\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=\overline{\mathrm{BO}}-\overline{\mathrm{B3}}=\overline{\mathrm{OE}}=\mathrm{LOW} ; \overline{\mathrm{MRST}}=\overline{\mathrm{CNTRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$.
35. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals
36. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
37. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{OE}}=\overline{\mathrm{B} 0}-\overline{\mathrm{B3}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\mathrm{R} / \overline{\mathrm{W}}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{HIGH}$.
38. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{BO}}-\overline{\mathrm{B} 3}=\mathrm{R} / \overline{\mathrm{W}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$. When $\mathrm{R} / \overline{\mathrm{W}}$ first switches low, since $\mathrm{OE}=\mathrm{LOW}$, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.

Switching Waveforms (continued)
Figure 12. Read-to-Write-to-Read ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[39,40,41,42]}$


Figure 13. Read with Address Counter Advance ${ }^{[41]}$


Notes
39. Addresses do not have to be accessed sequentially since $\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=\mathrm{V}_{\mathrm{IL}}$ with $\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{V}_{\mathrm{IH}}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only
40. Output state ( $\mathrm{HIGH}, \mathrm{LOW}$, or high-impedance) is determined by the previous cycle control signals.
41. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{OE}}=\overline{\mathrm{BO}}-\overline{\mathrm{B3}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{R} / \overline{\mathrm{W}}}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{HIGH}$.
42. $\overline{C E}_{0}=\overline{\mathrm{BO}}-\overline{\mathrm{B} 3}=\mathrm{R} / \overline{\mathrm{W}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$. When $\mathrm{R} / \overline{\mathrm{W}}$ first switches low, since $\mathrm{OE}=\mathrm{LOW}$, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.

Switching Waveforms (continued)
Figure 14. Write with Address Counter Advance ${ }^{[43]}$


Figure 15. Disabled to Read-to-Read to Read-to-Write


Note
43. $\overline{C E}_{0}=\overline{\mathrm{BO}}-\overline{\mathrm{BS}}=\mathrm{R} / \overline{\mathrm{W}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$. When $\mathrm{R} / \overline{\mathrm{W}}$ first switches low, since $\mathrm{OE}=\mathrm{LOW}$, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.

Switching Waveforms (continued)
Figure 16. Disabled to Write- to- Read to Write-to-Read


Figure 17. Disabled-to-Read to Disabled-to-Write


Switching Waveforms (continued)
Figure 18. Read-to-Readback to Read-to-Read (R/W = HIGH)


Figure 19. Counter Reset ${ }^{[44,45,46]}$


Notes
44. $\overline{\mathrm{CE}_{0}}=\overline{\mathrm{B}}_{0}-\overline{\mathrm{B}}_{3}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$.
45. No dead cycle exists during counter reset. A Read or Write
cole
46. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.

Switching Waveforms (continued)
Figure 20. Readback State of Address Counter or Mask Register [47, 48, 49, 50]


[^5]Switching Waveforms (continued)
Figure 21. Left_Port (L_Port) Write to Right_Port (R_Port) Read [51, 52, 53]


[^6]Switching Waveforms (continued)
Figure 22. Counter Interrupt and Retransmit ${ }^{[54,55,56,57,58]}$


Notes
54. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value
55. $\overline{\mathrm{CE}_{0}}=\overline{\mathrm{OE}}=\overline{\mathrm{B}}_{0}-\overline{\mathrm{B}}_{3}=\mathrm{LOW} ; \mathrm{CE}_{1}=\mathrm{R} / \overline{\mathrm{W}}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{HIGH}$.
56. CNTINT is always driven.
57. CNTINT goes LOW when the unmasked portion of the address counter is incremented to the maximum value.
58. The mask register assumed to have the value of 1FFFFh.

Switching Waveforms (continued)
Figure 23. MailBox Interrupt Timing [59, 60, 61, 62, 63]


[^7]Table 3. Read/Write and Enable Operation (Any Port) ${ }^{[66,67, ~ 64, ~ 65] ~}$

| Inputs |  |  |  |  | Outputs | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OE | CLK | $\mathrm{CE}_{0}$ | $\mathrm{CE}_{1}$ | R/W | $\mathrm{DQ}_{0}-\mathrm{DQ}_{35}$ |  |
| X | - | H | X | X | High Z | Deselected |
| X | - | X | L | X | High Z | Deselected |
| X | - | L | H | L | $\mathrm{D}_{\text {IN }}$ | Write |
| L | - | L | H | H | DOUT | Read |
| H | X | L | H | X | High Z | Outputs disabled |

[^8]
## Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at http://www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.
Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

256 K $\times 36$ ( 9 M) 3.3 V Synchronous CY7C0853V/CY7C0853AV Dual-Port SRAM

| $\begin{aligned} & \text { Speed } \\ & (\mathrm{MHz}) \end{aligned}$ | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 133 | CY7C0853V-133BBI | 51-85146 | 172-ball BGA ( $15 \times 15 \times 1.6 \mathrm{~mm}$ ) with 1 mm pitch | Industrial |
|  | CY7C0853V-133BBXI |  | 172-ball BGA ( $15 \times 15 \times 1.6 \mathrm{~mm}$ ) with 1 mm pitch ( Pb -free) |  |
|  | CY7C0853V-133BBC |  | 172-ball BGA ( $15 \times 15 \times 1.6 \mathrm{~mm}$ ) with 1 mm pitch | Commercial |
| 100 | CY7C0853AV-100BBI | 51-85146 | 172-ball BGA ( $15 \times 15 \times 1.6 \mathrm{~mm}$ ) with 1 mm pitch | Industrial |
|  | CY7C0853V-100BBC |  | 172-ball BGA ( $15 \times 15 \times 1.6 \mathrm{~mm}$ ) with 1 mm pitch | Commercial |

128 K $\times 36$ ( 4 M) 3.3 V Synchronous CY7C0852VICY7C0852AV Dual-Port SRAM

| Speed (MHz) | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 167 | CY7C0852V-167BBC | 51-85114 | 172-ball BGA ( $15 \times 15 \times 1.25 \mathrm{~mm}$ ) with 1 mm pitch | Commercial |
|  | CY7C0852AV-167AXC | 51-85132 | 176-pin TQFP ( $24 \times 24 \times 1.4 \mathrm{~mm}$ ) (Pb-free) |  |
| 133 | CY7C0852AV-133AXC | 51-85132 | 176-pin TQFP ( $24 \times 24 \times 1.4 \mathrm{~mm}$ ) (Pb-free) |  |
|  | CY7C0852AV-133BBI | 51-85114 | 172-ball BGA ( $15 \times 15 \times 1.25 \mathrm{~mm}$ ) with 1 mm pitch | Industrial |
|  | CY7C0852AV-133AXI | 51-85132 | 176-pin TQFP ( $24 \times 24 \times 1.4 \mathrm{~mm}$ ) (Pb-free) |  |
|  | CY7C0852V-133BBC | 51-85114 | 172-ball BGA ( $15 \times 15 \times 1.25 \mathrm{~mm}$ ) with 1 mm pitch | Commercial |
|  | CY7C0852V-133BBI |  | 172-ball BGA ( $15 \times 15 \times 1.25 \mathrm{~mm}$ ) with 1 mm pitch | Industrial |

64 K $\times 36$ (2 M) 3.3 V Synchronous CY7C0851V/CY7C0851AV Dual-Port SRAM

| Speed <br> $(\mathrm{MHz})$ | Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :---: | :--- | :--- | :--- | :--- |
| 167 | CY7C0851V-167BBC | $51-85114$ | 172 -ball BGA $(15 \times 15 \times 1.25 \mathrm{~mm})$ with 1 mm pitch | Commercial |
|  | CY7C0851AV-167BBXC |  | 172 -ball BGA $(15 \times 15 \times 1.25 \mathrm{~mm})$ with 1 mm pitch (Pb-free $)$ |  |
| 133 | CY7C0851AV-133AXI | $51-85132$ | $176-$ pin TQFP $(24 \times 24 \times 1.4 \mathrm{~mm})(\mathrm{Pb}-$ free $)$ | Industrial |
|  | CY7C0851AV-133BBI | $51-85114$ | 172 -ball BGA $(15 \times 15 \times 1.25 \mathrm{~mm})$ with 1 mm pitch |  |

## Ordering Code Definitions



## Package Diagrams

Figure 24. 172-ball FBGA ( $15 \times 15 \times 1.6 \mathrm{~mm}$ ) BB172SD (For Single or Stacked Die) Package Outline, 51-85146


Package Diagrams (continued)
Figure 25. 172-ball FBGA ( $15 \times 15 \times 1.25 \mathrm{~mm}$ ) BB172 Package Outline, 51-85114



51-85114 *D

## Package Diagrams (continued)

Figure 26. 176-pin TQFP $(24 \times 24 \times 1.4 \mathrm{~mm})$ A176S Package Outline, 51-85132


51-85132 *B

CY7C0852VICY7C0852AV CY7C0853VICY7C0853AV

## Acronyms

| Acronym | Description |
| :--- | :--- |
| CMOS | complementary metal oxide semiconductor |
| FBGA | fine-pitch ball grid array |
| I/O | input/output |
| JTAG | joint test action group |
| SRAM | static random access memory |
| TCK | test clock input |
| TDI | test data input |
| TDO | test data output |
| TQFP | thin quad flat pack |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| MHz | megahertz |
| $\mu \mathrm{A}$ | microampere |
| mA | milliampere |
| mV | millivolt |
| ns | nanosecond |
| $\Omega$ | ohm |
| pF | picofarad |
| V | volt |
| W | watt |

## Document History Page

| Document Title: CY7C0851V/CY7C0851AVICY7C0852VICY7C0852AVICY7C0853V/CY7C0853AV, FLEx $36^{\text {TM }} 3.3$ V 32 K / 64 K / 128 K / 256 K $\times 36$ Synchronous Dual-Port RAM Document Number: 38-06070 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev. | ECN No. | Submission Date | Orig. of Change | Description of Change |
| ** | 127809 | 08/04/03 | SPN | This data sheet has been extracted from another data sheet: The $2 \mathrm{M} / 4 \mathrm{M} /$ 9 M data sheet. The following changes have been made from the original as pertains to this device: <br> Updated capacitance values <br> Updated "Read-to-Write-to-Read (OE Controlled)" waveform <br> Revised static discharge voltage <br> Corrected 0853 pins L3 and L12 <br> Added discussion of Pause/Restart for JTAG boundary scan <br> Power up requirements added to Maximum Ratings information <br> Revised $\mathrm{t}_{\mathrm{CD} 2}, \mathrm{t}_{\mathrm{OE}}, \mathrm{t}_{\mathrm{OHZ}}, \mathrm{t}_{\mathrm{CKHZ}}, \mathrm{t}_{\mathrm{CKLZ}}$ for the CY7C0853V to 4.7 ns Updated ICC numbers <br> Updated $\mathrm{t}_{\mathrm{HA}}, \mathrm{t}_{\mathrm{HB}}, \mathrm{t}_{\mathrm{HD}}$ for -100 speed <br> Separated out from the 4 M data sheet <br> Added 133 MHz Industrial device to Ordering Information table |
| *A | 210948 | See ECN | YDT | Changed mailbox addresses from 1FFFE and 1FFFF to 3FFFE and 3FFFF. |
| *B | 216190 | See ECN | YDT / DCON | Corrected Revision of Document. CMS does not reflect this rev change. |
| *C | 231996 | See ECN | YDT | Updated Functional Description (Removed "A particular port can write to a certain location while another port is reading that location."). |
| *D | 238938 | See ECN | WWZ | Merged $0853(9 \mathrm{M} \times 36)$ with $0852(4 \mathrm{M} \times 36)$ and $0851(2 \mathrm{M} \times 36)$, add 0850 (1 $\mathrm{M} \times 36$ ), to the data sheet. <br> Added Product Selection Guide. <br> Added JTAG ID code for 1 M device. <br> Updated Scan Registers Sizes (Added Note 18 and referred the same note in the Bit Size ' $n$ ' of Bondary Scan). <br> Updated boundary scan section. <br> Updated function description for the merge and addition. |
| *E | 329122 | See ECN | SPN | Updated Ordering Information (Updated Marketing part numbers). |
| *F | 389877 | See ECN | KGH | Updated Read-to-Write-to-Read timing diagram to reflect accurate bus turnaround scheme. <br> Added $I_{\text {SB5 }}$ <br> Changed $\mathrm{t}_{\text {RSCNTINT }}$ to 10 ns <br> Changed trsF to 10 ns <br> Added figure Disabled-to-Read-to-Read-to-Read-to-Write <br> Added figure Disabled-to-Write-to-Read-to-Write-to-Read <br> Added figure Disabled-to-Read-to-Disabled-to-Write <br> Added figure Read-to-Readback-to-Read-to-Read (R/ $\bar{W}=$ HIGH) <br> Updated Read-to-Write-to-Read timing diagram to correct the data out schemes <br> Updated Disabled-to-Read-to-Read-to-Read-to-Write timing diagram to correct the chip enable, data in, and data out schemes <br> Updated Disabled-to-Write-to-Read-to-Write-to-Read timing diagram to correct the chip enable and output enable schemes <br> Updated Disabled-to-Read-to-Disabled-to-Write timing diagram to correct the chip enable and output enable schemes |
| *G | 391597 | See ECN | SPN | Updated counter reset section to reflect mirror register behavior |
| *H | 2544945 | 07/29/08 | $\begin{aligned} & \hline \text { VKN / } \\ & \text { AESA } \end{aligned}$ | Updated Ordering Information (Updated part numbers). Updated in new template. |

Document History Page (continued)
Document Title: CY7C0851V/CY7C0851AVICY7C0852VICY7C0852AVICY7C0853VICY7C0853AV,
FLEx36TM 3.3 V 32 K / 64 K / $128 \mathrm{~K} / 256 \mathrm{~K} \times 36$ Synchronous Dual-Port RAM
Document Number: $38-06070$

| Rev. | ECN No. | Submission <br> Date | Orig. of <br> Change | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| *I | 2897087 | $03 / 22 / 10$ | RAME | Updated Ordering Information (Removed obsolete parts from ordering <br> information table). <br> Updated Package Diagrams. |
| *J | 3093275 | $11 / 23 / 2010$ | ADMU | Added information for parts CY7C0851V/CY7C0852V/CY7C0853V across the <br> document. <br> Added Contents. <br> Updated Ordering Information (Added new part CY7C0851AV-133BBI in the <br> ordering information table) and added Ordering Code Definitions. <br> Added Acronyms and Units of Measure. <br> Updated as per new template. |
| *K | 3402163 | $10 / 12 / 2011$ | ADMU | Updated Ordering Information (Removed pruned parts <br> CY7C0853AV-100BBC, CY7C0853AV-133BBC). <br> Updated Package Diagrams. |
| U698945 | $08 / 07 / 2012$ | SMCH | Updated title to read as "CY7C0851V/CY7C0851AV/CY7C0852V/ <br> CY7C0852AV/CY7C0853V/CY7C0853AV, <br> FLEx36TM 3.3 V 32 K/ 64 K / 128 K / 256 K 36 Synchronous Dual-Port RAM". <br> Updated Features (Removed CY7C0850AV related information). <br> Updated Functional Description (Removed CY7C0850AV related information). <br> Updated Product Selection Guide (Removed CY7C0850AV related <br> information). <br> Updated Pin Configurations (Removed CY7C0850AV related information). <br> Updated Pin Definitions (Removed CY7C0850AV related information). <br> Updated Mailbox Interrupts (Removed CY7C0850AV related information). <br> Updated Address Counter and Mask Register Operations (Removed <br> CY7C0850AV related information). <br> Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed CY7C0850AV <br> related information). <br> Updated Identification Register Definitions (Removed CY7C0850AV related <br> information). <br> Updated Electrical Characteristics (Removed CY7C0850AV related <br> information). <br> Updated Capacitance (Removed CY7C0850AV related information). <br> Updated Switching Characteristics (Removed CY7C0850AV related <br> information). <br> Updated Package Diagrams (Added another spec 51-85146 for 172-ball BGA <br> package, spec 51-85132 for 176-pin TQFP package (Changed revision from <br> *A to *B)). |  |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

\(\left.\begin{array}{lr}Automotive \& cypress.com/go/automotive <br>
Clocks \& Buffers \& cypress.com/go/clocks <br>
Interface \& cypress.com/go/interface <br>
Lighting \& Power Control \& cypress.com/go/powerpsoc <br>

cypress.com/go/plc\end{array}\right\}\)| Memory | cypress.com/go/memory |
| :--- | ---: |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2008-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    3. 9 M device has 18 address bits, 4 M device has 17 address bits, and 2 M device has 16 address bits.
    4. These pins are not available for CY7C0853V/CY7C0853AV device.

[^1]:    Notes
    12. This section describes the CY7C0852V/CY7C0852AV, which have 17 address bits and a maximum address value of 1FFFF. The CY7C0851V/CY7C0851AV has 16 address bits, register lengths of 16 bits, and a maximum address value of FFFF.
    13. $\overline{\text { CNTINT }}$ and CNTRST specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.

[^2]:    Notes
    17. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.
    18. See details in the device BSDL files.

[^3]:    Notes
    19. The voltage on any input or I/O pin can not exceed the power pin during power up.
    20. Pulse width < 20 ns.
    21. $I_{S B 1}, I_{S B 2}, I_{S B 3}$ and $I_{S B 4}$ are not applicable for $\mathrm{CY} 7 \mathrm{C} 0853 \mathrm{~V} / \mathrm{CY} 7 \mathrm{C} 0853 \mathrm{AV}$ because it can not be powered down by using chip enable pins.

[^4]:    Notes
    26. This parameter is guaranteed by design, but it is not production tested. 27. Test conditions used are Load 2.

[^5]:    Notes
    47. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{OE}}=\overline{\mathrm{BO}}-\overline{\mathrm{B} 3}=\mathrm{LOW} ; \mathrm{CE}_{1}=\mathrm{R} / \overline{\mathrm{W}}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{HIGH}$.
    48. Address in output mode. Host must not be driving address bus after $\mathrm{t}_{\mathrm{CKLZ}}$ in next clock cycle.
    49. Address in input mode. Host can drive address bus after $\mathrm{t}_{\mathrm{CKHz}}$.
    50. An * is the internal value of the address counter (or the mask register depending on the CNT/MSK level) being Read out on the address lines.

[^6]:    Notes
    51. $\overline{\mathrm{CE}}_{0}=\overline{\mathrm{OE}}=\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=\overline{\mathrm{BO}}-\overline{\mathrm{B3}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$.
    52. This timing is valid when one port is writing, and other port is reading the same location at the same time. If $\mathrm{t}_{\mathrm{ccs}}$ is violated, indeterminate data is Read out.
    53. If $t_{C C S}$ < minimum specified value, then $R$ Port is Read the most recent data (written by L_Port) only ( 2 * $t_{\mathrm{CYC2}}+t_{\mathrm{CD} 2}$ ) after the rising edge of $R$ Port's clock. If $t_{C C S} \geq$ minimum specified value, then $R_{-}^{-}$Port is Read the most recent data (written by $L_{-}^{-}$Port) ( $t_{C Y C 2}+t_{C D 2}$ ) after the rising edge of $R_{-}$Port's clock.

[^7]:    Notes
    59. $\overline{C E}_{0}=\overline{\mathrm{OE}}=\overline{\mathrm{ADS}}=\overline{\mathrm{CNTEN}}=\mathrm{LOW} ; \mathrm{CE}_{1}=\overline{\mathrm{CNTRST}}=\overline{\mathrm{MRST}}=\mathrm{CNT} / \overline{\mathrm{MSK}}=\mathrm{HIGH}$.
    60. Address "3FFFF" is the mailbox location for $R$ Port of a 9 M device.
    61. L_Port is configured for Write operation, and $\bar{R}$ _Port is configured for Read operation.
    62. At least one byte enable ( $\overline{\mathrm{BO}}-\overline{\mathrm{B3}}$ ) is required to be active during interrupt operations.
    63. Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.

[^8]:    Notes
    64. $\overline{\mathrm{OE}}$ is an asynchronous input signal.
    65. When $\overline{\mathrm{CE}}$ changes state, deselection and Read happen after one cycle of latency.
    66. 9 M device has 18 address bits, 4 M device has 17 address bits, and 2 M device has 16 address bits.
    67. "X" = "Don't Care", "H" = HIGH, "L" = LOW.

