TOSHIBA **TA8493BF**


TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT MULTI-CHIP

T A 8 4 9 3 B F

3-PHASE FULL WAVE BRUSHLESS DC MOTOR DRIVER IC FOR **CD-ROM DRIVES**

This 3-phase, full-wave, brushless DC motor driver IC has been developed for use in CD-ROM drive spindle motors. The TA8493BF contains in its upper stage a discrete power transistor (P-ch-MOS) and uses direct PWM control system, which enables the IC to provide superior thermal efficiency.

Furthermore, the multi-chip structure of this device facilitates dispersion of the heat generated inside the package, making it possible to suppress heat concentration.



Weight: 0.63 g (typ.)

FEATURES

- Multi-chip structure (3 2SJ465 chips built-in)
- Direct PWM control system
- Built-in current limiter : $I_{LIM} = 0.7 \text{ A (typ.)}$ (at $R_F = 0.33 \Omega$)
- Built-in reversing brake / short brake functions
- FG signal output (using hall element output signal)
- Built-in hall bias
- Built-in thermal shutdown circuit
- Package: MFP-30

The information contained herein is subject to change without notice.


TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

BLOCK DIAGRAM



PIN ASSIGNMENT

TERMINAL No.	TERMINAL SYMBOL	FUNCTION	REMARKS
1	L _b (G)	b-phase upper side power transistor (base) output terminal	Keep open.
2	L _a (G)	a-phase upper side power transistor (base) output terminal	Keep open.
3	La	a-phase output terminal	Connect to the coil.
4	V _{M2}	Supply voltage terminal for motor drive	Connect to V _{M1} externally.
5	SB	RUN/STOP control terminal	H: RUN, L: STOP
6	R _{F1}	Output current detection terminal	Sets limiter current value. Connect to R _{F2} externally and between this terminal and GND.
7	GND2	GND	_
8	C _{RF}	Output current filter terminal	Connect a capacitor between this terminal and GND.
9	N.C.		
10	FGO	FG amplifier output terminal	Outputs a signal whose frequency is determined by the CD rotation frequency.
11	BRK	Brake mode select terminal	Output mode when V _C > V _{ref}
12	H _b -	b-phase negative hall signal input terminal	Connect to hall element output terminal.
13	H _b +	b-phase positive hall signal input terminal	Connect to hall element output terminal.
14	H _a -	a-phase negative hall signal input terminal	Connect to hall element output terminal.
15	H _a +	a-phase positive hall signal input terminal	Connect to hall element output terminal.
16	H _c +	c-phase positive hall signal input terminal	Connect to hall element output terminal.
17	H _c -	a-phase negative hall signal input terminal	Connect to hall element output terminal.
18	НВ	Hall element bias terminal	Open collector output. Connect to the negative side of hall element bias line.
19	Cd	Forward / reverse changeover gain adjustment terminal	Adjust a rotation direction changeover gain
20	V _{CC}	Supply voltage terminal for control circuits	VCC (opr) = 4.5~5.5 V

TERMINAL No.	TERMINAL SYMBOL	FUNCTION	REMARKS
21	٧c	Control amplifier input terminal	Use the control signal as input.
22	V _{ref}	Control amplifier reference voltage input terminal	Use the reference voltage for the control amplifier as input.
23	OSC	Triangular wave oscillation terminal	Connect a capacitor between this terminal and GND.
24	GND1	GND	_
25	R _{F2}	Output current detection terminal	Sets limiter current value. Connect to R _{F1} externally and between this terminal and GND.
26	MS	Mode select terminal	Determines output mode.
27	L _C (G)	c-phase upper side power transistor (base) output terminal	Keep open.
28	L _C	c-phase output terminal	Connect to the coil.
29	V _{M1}	Supply voltage terminal for motor drive	Connect to V _{M2} externally.
30	Lb	b-phase output terminal	Connect to the coil.

ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT	
Power Supply Voltage	V _{CC}	7	V	
L Supply Voltage	VΜ	16	V	
Output Current	lo	1.5	Α	
Power Dissipation	P _D (Note)	1.0	W	
Junction Temperature	Tj	150	°C	
Operating Temperature	T _{opr}	- 20∼75	°C	
Storage Temperature	T _{stg}	- 55∼150	°C	

(Note) : unmounted

OPERATING VOLTAGE RANGE

CHARACTERISTIC	SYMBOL	OPERATING RANGE	UNIT	
Bower Supply Voltage	Vcc	4.5~5.5	V	
Power Supply Voltage	٧ _M	8~14	V	

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5 \text{ V}, V_{M} = 12 \text{ V}, Ta = 25 ^{\circ}\text{C}$)

		, ,,	, 101	, , ,					
CH	ARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	
Cumply Valtage		^I CC1	1	Stop mode	_	0.3	0.8	m A	
Supply Voltage		I _{CC2}	1 '	Run mode, output open	_	7	15	mA	
	Input Current	INH		V _{CMRH} = 2.5 V, (Sink current)	_	_	2	μΑ	
	Common Mode		İ					<u> </u>	
Hall Amp		V _{CMRH}	2	_	1.5		4.0	V	
	Input Amplitude	VH	1	_	100	_	_	mV _{p-p}	
Hall Elem	ent Bias Saturation		_			4.0			
Voltage		V_{HB}	2	I _{HB} = 10 mA	_	1.3	2.0	V	
	Common Mode Input Voltage Range	V _{CMRC}	2	_	0.5		4.0	V	
Control	Input Current	INC		V _C = V _{ref} = 1.65 V, (Source current)	_		5.0	μΑ	
Amp.	Dead Zone Voltage Width	V _{DZ}	_	$V_{REF} = 1.65 \text{ V, } R_F = 0.33 \Omega$ (Note)	_	100	_	mV	
	Input Offset	∆V _{OFF} (F)	2	CW mode, $V_{ref} = 1.65 V$, $R_F = 0.33 \Omega$	20	50	150		
	Voltage	∆V _{OFF} (R)	2	CCW mode, V_{ref} = 1.65 V, R_F = 0.33 Ω	20	50	150	mV	
Current	Lineit Comment	ILIM	—	$R_F = 0.33 \Omega$ (Note)	_	700	_	mA	
Limit Am	p. Limit Current	V _{LIM}	3	_	0.25	0.3	0.35	V	
RUN /	Input Voltage (H)	V _{INS} (H)		(RUN)	3.0	_	Vcc		
STOP	Input Voltage (L)	V _{INS} (L)	١.	(STOP)	GND	_	1.0	V	
Control Circuit	Input Current	INS (L)	1	V _{INS} = GND, (Source current)	_		1	μΑ	
	Output Resistance (Upper Side)	RON (U)	4	I _O = 0.6 A	_	0.5	1.0	Ω	
Output	Saturation Voltage (Lower Side)	V _{sat (L)}	4	I _O = 0.6 A	_	0.4	0.8	V	
(I	Cut-off Current (Upper Side)	^l L (U)	- 5	V _L = 16 V	_		10	μΑ	
	Cut-off Current (Lower Side)	Current		V _L = 16 V			10	μ Α	
Mode	Input Voltage (H)	VMS (H)		CCW mode V _C > V _{ref} , BRK : L	3.0	_	Vcc	v	
Select Circuit	Input Voltage (L)	VMS (L)		Reversing brake mode $V_C > V_{ref}$, BRK : L			0.5		
	Input Current	INMS		$V_{MS} = GND$, (Source current)		_	1	μΑ	

(Note): This is not tested.

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
	Hysteresis Voltage	V_{HYS}	8	_	5	20	45	mV _{p-p}
FG Amp.	Output Voltage (H)	V _{OFG} (H)	7	Source current : 10 μ A	V _C C - 0.5	_	_	v
Amp.	Output Voltage (L)	V _{OFG} (L)	,	Sink current : 10 μ A	_	_	0.5	V
Short	Input Voltage (H)	V _{BRK} (H)		_	3.0	_	V _C C	\ \
Brake Circuit	Input Voltage (L)	V _{BRK} (L)	6	_	_	_	0.5	V
	Input Current	INBRK		$V_{BRK} = GND$, (Source current)	_	_	1	μ A
Triangula Oscillation Circuit	Oscillation	fosc	_	C = 560 pF (Note)		39		kHz
	Shut-down Temperature	T _{SD}	_	Junction temperature (according to design specification) (Note)	_	175	_	°C


(Note): This is not tested.

FUNCTION TABLE

			FORWARD				REVERSE	
Ha	Нb	Нс	La	Lb	L _C	La	مَا	L
Н	L	L	Н	L	М	L	Н	М
Н	Н	L	Н	M	L	L	М	Н
L	Н	L	М	Н	L	М	L	Н
L	Н	Н	L	Н	М	Н	L	М
L	L	Н	L	M	Н	Н	М	L
Н	L	Н	М	L	Н	М	Н	L

 $\begin{array}{lll} \text{<Forward>} & \text{<Reverse>} \\ L_a = -(H_c - H_a) & L_a = (H_c - H_a) \\ L_b = -(H_a - H_b) & L_b = (H_a - H_b) \\ L_c = -(H_b - H_c) & L_c = (H_b - H_c) \end{array}$


TIMING DIAGRAM



FUNCTIONAL DESCRIPTION

This IC is a 3-phase, full wave brushless DC motor driver of the direct PWM control type.


• Control amp input circuit




The common mode input voltage ranges for both V_{C} and V_{ref} are 0.5 to 4.0 V.


Relation between control input and PWM ON duty is shown below, PWM ON duty is 100% when $|V_{ref} - V_C| = 0.75 \text{ V}$ (Typ.)

The input is provided with a dead-zone area whose voltage width is 100 mV (typ.)



• Mode select/short brake circuit





When $V_C > V_{ref}$, one of three modes (Reverse Rotation, Reversing Brake or Short Brake mode) can be selected by setting the MS and BRK pins appropriately.

<Function>


$V_C < V_{ref}$							
		BF	₹K				
		Н	L				
MS	Н	Forward	Forward				
IVIS	L	Forward	Forward				

$V_C > V_{ref}$						
		BF	₹K			
		Н	L			
	Н	Short	Reverse			
l _{MS}	11	brake	Reverse			
IVIS	ı	Short	Reversing			
	_	brake	brake			

In Short Brake mode, the upper-stage power transistor is turned on and the lower-stage power transistor is turned off.


In Reversing Brake mode, all outputs are cut off after detection of reverse rotation, causing the motor to stop.

(Short brake)




(Reversing brake)

① When stopping the motor by applying a reversing brake after a short brake



2 When stopping the motor using Reversing Brake mode


MS: L, BRK: L



(*) For an explanation of the Reversing Brake mode stopping sequence, refer to the explanation of the reverse rotation detection circuit.

The short brake generates less heat than the reversing brake. Therefore Toshiba recommends a combined use of the short and reversing brakes when stopping the motor.


• Run/stop control circuit



When the driver IC is standing by, all of its circuits except the FG amp and the hall amp are turned off.


H: start
L: standby

• Hall amp circuit



The common mode input voltage range for $V_{\mbox{CMRH}}$ is 1.5 to 4.0 V.

• Hall element bias circuit



The hall element bias current is turned off when the driver IC is in standby state.

Make sure that the negative hall bias line is connected to the HB pin.


The remaining voltage is as follows:

$$V_{HB} = 1.2 [V] (typ.)$$
 at $I_{HB} = 10 \text{ mA}$

Furthermore, this circuit cannot be used if FG output is necessary in standby state.

When the HB terminal is not used, the negative hall bias line must be connected to GND with a resistor in between.

• FG amp circuit



This circuit uses a hall element signal which is output to FGO after a Schmitt stage.

The FG amp has a hysteresis of 20 $[mV_{p-p}]$ (typ.) and its output voltages are


High level : $V_{CC} - 0.5 \sim V_{CC}$ [V]

Low level : GND~0.5 [V] at I_{OFG} = 10 μ A

The FG amp is active when it is in standby state. When the hall element signal is input, the FG signal is output.


• Reverse rotation detection circuit

By comparing the two phases of the Hall element signal, this circuit detects a state where the phases are inverted, at which time the torque is reduced to 0. The detection accuracy is determined by the number of pulses per rotation of Hall element output.




(Note) : Due to its inertial force, the motor does not stop immediately after the torque is reduced to 0.

• Output circuit



This circuit uses the system to chop the lower power transistors and resurrect coil current through upper stage diodes.

The upper-stage power transistors consists of Pch-MOS transistors (2SJ465), which give high torque efficiency.



Lower-stage predrivers are supplied by V_{CC} to reduce the power dissipation.

• Triangular wave oscillator circuit

Triangular waves are generated by connecting a capacitor between the OSC pin and GND. This circuit is current output type, which makes PWM signal by comparing its output current with control amp output current.

$$f_{OSC}[Hz] = \frac{50 \times 10^{-6} [A]}{(3.0 - 0.7) [V] \times C[F]}$$



Taking into account efficiency considerations and the effects of noise, Toshiba recommends using the IC with an oscillation frequency of $20\,\text{kHz} \sim 100\,\text{kHz}$.


• Current limiter circuit

The current limit value is determined by the equation below.


$$I_{LIM} = \frac{0.3}{R_F + 0.1}$$
 [A] (Typ.)

This circuit cut off lower power transistors compulsorily when filtered V_{RF} is more than reference voltage. (0.3 V)

PWM signal cut off compulsorily is released from OFF state by next ON signal.



Consider inside resistance (5 k Ω) when setting the capacitance value (CRF).



• Thermal shut down circuit

The circuit turns off output when $T_j = 175^{\circ}C$ (Typ.) (according to design specification)

EXTERNAL PARTS

TERMINAL No.	FUNCTION	RECOMMENDED VALUE	REMARKS
C ₁	Power supply line oscillation prevention	0.22 μ F	_
c ₂	Power supply line noise prevention	100 pF∼1000 pF	(Note 1)
C ₃	Power supply line noise prevention	10 μF~100 μF	(Note 1)
C ₄	Filter	470 pF	_
C ₅	Forward / reverse changeover gain adjustment	0.01 μF	(Note 2)
c ₆	Triangular wave oscillation	220 pF~1000 pF	_
R ₁	Hall element bias	_	(Note 3)
R ₂	Control amp reference voltage	_	(Note 4)
R ₃	Output current detection	0.25 Ω~0.5 Ω	_


- (Note 1): Absorb switching noise by C2 and C3.
- (Note 2): This is used to adjust the rotation direction changeover gain.

 This capacitance valve and the gain are in inverse.

 This capacitance is to prevent from output through current.
- (Note 3): Be sure to set this bias so that the hall element output amplitude and common mode input voltage fall within the ranges specified in the table of electrical characteristic.
- (Note 4): The voltage must be set to fall within the common mode input voltage range of the control amp.

TEST CIRCUIT


1. ICC1, ICC2, VINS (H), VINS (L), INS



 I_{CC1} : $V_{SB} = 0.5 V$ I_{CC2}: V_{SB} = 3.0 V

• V_{INS} (H), V_{INS} (L) : Judged by the gap between I_{CC1} and I_{CC2} • I_{INS} : V_{INS} = 0 V

2. I_{INH}, I_{CMRH}, V_{HB}, I_{INC}, V_{CMRC}



Total of a phase negative and positive input current. $V_{Ha} = V_{Hb} = V_{Hc} = 2.5 \text{ V}$ INH

Measure the I_{INH} gap between $V_{Ha} = 1.5 \text{ V}$ and $V_{Ha} = 4.0 \text{ V}$.


b and c phase are measured the same method.

: $I_{HB} = 10 \text{ mA}$ V_{HB}

: Total of V_C and V_{ref} input current. At $V_{CMRC} = 1.65 \, V$. VINC

 V_{CMRC} : Measure the I_{INC} gap between $V_{CMRC} = 0.5 \, V$ and $V_{CMRC} = 4.0 \, V$.

3. $\Delta V_{OFF}(F)$, $\Delta V_{OFF}(R)$, V_{LIM}




Measure V_{RF} at V_C = 1.63 V / 1.5 V. Measure V_{RF} at V_C = 1.67 V / 1.8 V. Switch the V_{CRF} from 0 V to 0.4 V. Measure the V_{CRF} at the point when output voltage level △VOFF (F) △VOFF (R) V_{LIM}

changes from high (H) to low (L)

1999-09-17 18/24


4. RON (U), Vsat (L)



• Ron (U) : Determined output function by V_{Ha}^+ , V_{Hb}^+ , V_{Hc}^+ (2.45 V / 2.55 V). Measure voltage value between V_M and L_a , and change to resistance valve. b phase and c phase are measured the same method.


 V_{sat} (L) : Determined output function by V_{Ha}^+ , V_{Hb}^+ , V_{Hc}^+ (2.45 V / 2.55 V). Measure voltage value between L_a and GND. b phase and c phase are measured the same method.

5. IL (U), IL (L)



- \bullet $\,$ IL (U) : Measure I_M when L_a and GND are shorted, b phase and c phase are measured the same method.
- \bullet ~ IL (L) ~ : Measure IM when VM and La are shorted, b phase and c phase are measured the same method.

6. VMS (H), VMS (L), IINS, VBRK (H), VBRK (L), IINBRK




 $V_{MS}(H)$: $V_{MS} = 3.0 V$, $V_{BRK} = 0 V$, verify that output function is reverse mode. V_{MS} (L) : $V_{MS} = 0.5 \, V$, $V_{BRK} = 0 \, V$, switch from foward mode to reverse mode

by V_{Ha} , V_{Hb} V_{Hc} . Verify that V_{RF} changes to zero. IMS (L) : $V_{MS} = 0 \text{ V}$, $V_{BRK} = 0 \text{ V}$


VBRK (H): VMS = 5 V, VBRK = 3.0 V, verify that La = Lb = Lc: H
 VBRK (L): VMS = 5 V, VBRK = 0.5 V, verify that output function is reverse mode.

7. Vofg (H), Vofg (L)




• V_{OFG} (H): V_{Hb}⁺ = 2.53 V, I_{FGO} = 10 μ A (source) • V_{OFG} (L): V_{Hb}⁺ = 2.47 V, I_{FGO} = 10 μ A (sink)

8. V_{HYS}



 \bullet VHYS : Switch the VHb $^+$ from high (H) to low (L) and from (L) to (H). Measure the VHb $^+$ at the point when FGO function changes.

APPLICATION CIRCUIT



(Note): Utmost care is necessary in the design of the output line, V_{CC}, V_M and GND line since IC may be destroyed due to short-circuit between outputs, air contamination fault, or fault by improper grounding.

OUTLINE DRAWING SSOP30-P-375-1.00 Unit:mm 30 16 2045/20 0.7TYP 15.9MAX 15.4±0.2 15.9MAX 15.4±0.2 15.9MAX 15.4±0.2 0.92±0.2

Weight: 0.63 g (Typ.)