Application Note

AVAILABLE

AN20 • AN42–48 • AN50-53 • AN73 • AN99 • AN115 • AN120 • AN124 • AN133 • AN134 • AN135

## Low Power/2-Wire Serial Bus

# X9241A

## Quad Digitally Controlled Potentiometer (XDCP<sup>™</sup>)

#### FEATURES

- · Four potentiometers in one package
- 2-wire serial interface
- Register oriented format
  - Direct read/write/transfer of wiper positions
    Store as many as four positions per potentiometer
- Terminal Voltages: +5V, -3.0V
- Cascade resistor arrays
- Low power CMOS
- High Reliability
  - -Endurance-100,000 data changes per bit per register
  - -Register data retention-100 years
- 16-bytes of nonvolatile memory
- 3 resistor array values
  -2KΩ to 50KΩ mask programmable
  -Cascadable for values of 500Ω to 200KΩ
- Resolution: 64 taps each pot
- 20-lead plastic DIP, 20-lead TSSOP and 20-lead SOIC packages


#### DESCRIPTION

The X9241A integrates four digitally controlled potentiometers (XDCP) on a monolithic CMOS integrated microcircuit.

The digitally controlled potentiometer is implemented using 63 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2-wire bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and 4 nonvolatile Data Registers (DR0:DR3) that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array through the switches. Power up recalls the contents of DR0 to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

#### BLOCK DIAGRAM





#### **PIN DESCRIPTIONS**

#### **Host Interface Pins**

#### Serial Clock (SCL)

The SCL input is used to clock data into and out of the X9241A.

#### Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

#### Address

The Address inputs are used to set the least significant 4 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9241A.

#### **Potentiometer Pins**


## $V_{H}/R_{H}(V_{H0}/R_{H0}-V_{H3}/R_{H3}), V_{L}/R_{L} (V_{L0}/R_{L0}-V_{L3}/R_{L3})$

The  $R_H$  and  $R_L$  inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

### $V_W/R_W (V_{W0}/R_{W0}-V_{W3}/R_{W3})$

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.

#### **PIN CONFIGURATION**



#### **PIN NAMES**

Symbol	Description
SCL	Serial Clock
SDA	Serial Data
A0–A3	Address
$V_{H0}/R_{H0}-V_{H3}/R_{H3}, V_{L0}/R_{L0}-V_{L3}/R_{L3}$	Potentiometer Pins (terminal equivalent)
V <sub>W0</sub> /R <sub>W0</sub> -V <sub>W3</sub> /R <sub>W3</sub>	Potentiometer Pins (wiper equivalent)

#### **PRINCIPLES OF OPERATION**

The X9241A is a highly integrated microcircuit incorporating four resistor arrays, their associated registers and counters and the serial interface logic providing direct communication between the host and the XDCP potentiometers.

#### **Serial Interface**

The X9241A supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9241A will be considered a slave device in all applications.

#### **Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW periods ( $t_{LOW}$ ). SDA state changes during SCL HIGH are reserved for indicating start and stop conditions.

#### **Start Condition**

All commands to the X9241A are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH ( $t_{HIGH}$ ). The X9241A continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.

### **Stop Condition**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH.

#### Acknowledge

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data. See Figure 7.

The X9241A will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9241A will respond with a final acknowledge.

#### **Array Description**

The X9241A is comprised of four resistor arrays. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $V_H/R_H$  and  $V_I/R_I$  inputs).


At both ends of each array and between each resistor segment is a FET switch connected to the wiper ( $V_W$ /  $R_W$ ) output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The six least significant bits of the WCR are decoded to select, and enable, one of sixty-four switches.

The WCR may be written directly, or it can be changed by transferring the contents of one of four associated Data Registers into the WCR. These Data Registers and the WCR can be read and written by the host system.

#### **Device Addressing**

Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (refer to Figure 1 below). For the X9241A this is fixed as 0101[B].

#### Figure 1. Slave Address




The next four bits of the slave address are the device address. The physical device address is defined by the state of the A0-A3 inputs. The X9241A compares the serial data stream with the address input state; a successful compare of all four address bits is required for the X9241A to respond with an acknowledge.

#### Acknowledge Polling

The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical 5ms EEPROM write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9241A initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9241A is still busy with the write operation no ACK will be returned. If the X9241A has completed the write operation an ACK will be returned and the master can then proceed with the next operation.


#### Flow 1. ACK Polling Sequence



#### **Instruction Structure**

The next byte sent to the X9241A contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of four pots and when applicable they point to one of four associated registers. The format is shown below in Figure 2.

#### Figure 2. Instruction Byte Format




The four high order bits define the instruction. The next two bits (P1 and P0) select which one of the four potentiometers is to be affected by the instruction. The last two bits (R1 and R0) select one of the four registers that is to be acted upon when a register oriented instruction is issued.

Four of the nine instructions end with the transmission of the instruction byte. The basic sequence is illustrated in Figure 3. These two-byte instructions exchange data between the WCR and one of the data registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM. The response of the wiper to this action will be delayed  $t_{STPWV}$ . A transfer from WCR current wiper position, to a Data Register is a write to nonvolatile memory and takes a minimum of  $t_{WR}$  to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, wherein the transfer occurs between all four of the potentiometers and one of the instruction.


Four instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9241A; either between the host and one of the Data Registers or directly between the host and the WCR. These instructions are: Read WCR, read the current wiper position of the selected pot; Write WCR, change current wiper position of the selected pot; Read Data Register, read the contents of the selected nonvolatile register; Write Data Register, write a new value to the selected Data Register. The sequence of operations is shown in Figure 4. The Increment/Decrement command is different from the other commands. Once the command is issued and the X9241A has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse ( $t_{HIGH}$ ) while SDA is HIGH, the selected wiper will move one

resistor segment towards the V<sub>H</sub>/R<sub>H</sub> terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the V<sub>L</sub>/R<sub>L</sub> terminal. A detailed illustration of the sequence and timing for this operation are shown in Figures 5 and 6 respectively.




#### Figure 3. Two-Byte Instruction Sequence

#### Figure 4. Three-Byte Instruction Sequence



#### Figure 5. Increment/Decrement Instruction Sequence






Figure 6. Increment/Decrement Timing Limits

#### Table 1. Instruction Set

	Instruction Format								
Instruction	I <sub>3</sub>	l <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	P <sub>1</sub>	P <sub>0</sub>	R <sub>1</sub>	R <sub>0</sub>	Operation
Read WCR	1	0	0	1	1/0 <sup>(10)</sup>	1/0	X <sup>(11)</sup>	Х	Read the contents of the Wiper Counter Register pointed to by $P_1-P_0$
Write WCR	1	0	1	0	1/0	1/0	Х	Х	Write new value to the Wiper Counter Register pointed to by $P_1-P_0$
Read Data Register	1	0	1	1	1/0	1/0	1/0	1/0	Read the contents of the Register pointed to by $P_1-P_0$ and $R_1-R_0$
Write Data Register	1	1	0	0	1/0	1/0	1/0	1/0	Write new value to the Register pointed to by $P_1 - P_0$ and $R_1 - R_0$
XFR Data Register to WCR	1	1	0	1	1/0	1/0	1/0	1/0	Transfer the contents of the Register pointed to by $P_1-P_0$ and $R_1-R_0$ to its associated WCR
XFR WCR to Data Register	1	1	1	0	1/0	1/0	1/0	1/0	Transfer the contents of the WCR pointed to by $P_1-P_0$ to the Register pointed to by $R_1-R_0$
Global XFR Data Register to WCR	0	0	0	1	X	Х	1/0	1/0	Transfer the contents of the Data Registers pointed to by $R_1-R_0$ of all four pots to their respective WCR
Global XFR WCR to Data Register	1	0	0	0	Х	Х	1/0	1/0	Transfer the contents of all WCRs to their respective data Registers pointed to by $R_1-R_0$ of all four pots
Increment/ Decrement Wiper	0	0	1	0	1/0	1/0	X	Х	Enable Increment/decrement of the WCR pointed to by $P_1 - P_0$

**Notes:** (10) 1/0 = data is one or zero

(11) X = Not applicable or don't care; that is, a data register is not involved in the operation and need not be addressed (typical)




Figure 7. Acknowledge Response from Receiver

#### **DETAILED OPERATION**

All four XDCP potentiometers share the serial interface and share a common architecture. Each potentiometer is comprised of a resistor array, a Wiper Counter Register and four Data Registers. A detailed discussion of the register organization and array operation follows.

#### Wiper Counter Register

The X9241A contains four volatile Wiper Counter Registers (WCR), one for each XDCP potentiometer. The WCR can be envisioned as a 6-bit parallel and serial load counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write WCR instruction (serial load); it may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the increment/decrement instruction; finally, it is loaded with the contents of its Data Register zero (DR0) upon power-up. The WCR is a volatile register; that is, its contents are lost when the X9241A is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, it should be noted this may be different from the value present at power-down.

#### **Data Registers**

Each potentiometer has four nonvolatile Data Registers. These can be read or written directly by the host and data can be transferred between any of the four Data Registers and the WCR. It should be noted all operations changing data in one of these registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, these registers can be used as regular memory locations that could possibly store system parameters or user preference data.




Figure 8. Detailed Potentiometer Block Diagram

#### Cascade Mode

The X9241A provides a mechanism for cascading the arrays. That is, the sixty-three resistor elements of one array may be cascaded (linked) with the resistor elements of an adjacent array. The  $V_L/R_L$  of the higher order array must be connected to the  $V_H/R_H$  of the lower order array (See Figure 9).

#### Cascade Control Bits


The data byte, for the three-byte commands, contains 6 bits (LSBs) for defining the wiper position plus two high order bits, CM (Cascade Mode) and DW (Disable Wiper, normal operation).

The state of the CM bit (bit 7 of WCR) enables or disables cascade mode. When the CM bit of the WCR is set to "0" the potentiometer is in the normal operation mode. When the CM bit of the WCR is set to "1" the potentiometer is cascaded with its adjacent higher order potentiometer. For example; if bit 7 of WCR2 is set to "1", pot 2 will be cascaded to pot 3. The state of DW enables or disables the wiper. When the DW bit of the WCR is set to "0" the wiper is enabled; when set to "1" the wiper is disabled. If the wiper is disabled, the wiper terminal will be electrically isolated and float.

When operating in cascade mode  $V_H/R_H$ ,  $V_L/R_L$  and the wiper terminals of the cascaded arrays must be electrically connected externally. All but one of the wipers must be disabled. The user can alter the wiper position by writing directly to the WCR or indirectly by transferring the contents of the Data Registers to the WCR or by using the Increment/Decrement command.

When using the Increment/Decrement command the wiper position will automatically transition between arrays. The current position of the wiper can be determined by reading the WCR registers; if the DW bit is "0", the wiper in that array is active. If the current wiper position is to be maintained on power-down a global XFR WCR to Data Register command must be issued to store the position in NV memory before power-down.

#### Figure 9. Cascading Arrays



It is possible to connect three or all four potentiometers in cascade mode. It is also possible to connect POT 3 to POT 0 as a cascade. The requirements for external connections of  $V_L/R_L$ ,  $V_H/R_H$  and the wipers are the same in these cases.

#### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias65 to +135°C
Storage temperature65 to +150°C
Voltage on SCK, SCL or any address
input with respect to V <sub>SS</sub> –1V to +7V
Voltage on any $V_H/R_H$ , $V_W/R_W$ or $V_L/R_L$
referenced to V <sub>SS</sub> +6V/-4V
$\Delta V =  V_H/R_H - V_L/R_L  \dots 10V$
Lead temperature (soldering, 10 seconds) 300°C
I <sub>W</sub> (10 seconds)±6mA

#### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those indicated in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Product	Temperature Range	Min.	Max.	Supply Voltage
X9241A	Commercial	0°C	+70°C	5V ±10%
	Industrial	-40°C	+85°C	5V ±10%

			Limits				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition	
R <sub>TOTAL</sub>	End to end resistance	-20		+20	%		
	Power rating			50	mW	25°C, each pot	
Iw	Wiper current				mA	See Note 7, 8	
R <sub>W</sub>	Wiper resistance		40	130	Ω	Wiper Current = ± 1mA See Note 7	
V <sub>TERM</sub>	Voltage on any $V_{H}/R_{H},V_{W}/R_{W}$ or $V_{L}/R_{L}$ Pin	-3.0		+5	V		
	Noise		≤120		dBV	Ref: 1KHz See Note 5	
	Resolution <sup>(4)</sup>		1.6	0.4	%	See Note 5	
	Absolute linearity <sup>(1)</sup>			±1	MI <sup>(3)</sup>	Rw(n)(actual)-Rw(n)(expecte	
	Relative linearity <sup>(2)</sup>			±0.2	MI <sup>(3)</sup>	$R_{w(n + 1)} - [R_{w(n) + MI}]$	
	Temperature Coefficient of R <sub>TOTAL</sub>		±300		ppm/°C	See Note 5	
	Ratiometric temperature coefficient			±20	ppm/C	See Note 5	
C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub>	Potentiometer capacitances		15/15/25		pF	See Circuit #3 and Note 5	
I <sub>AL</sub>	$R_{H}, R_{I}, R_{W}$ leakage current		0.1	1	μA	V <sub>IN</sub> = V <sub>TERM</sub> . Device is in stand-by mode.	

#### ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

#### D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

		Limits				
Symbol	Parameter	Min. Typ. Max.		Unit	Test Condition	
Icc	Supply current (active)			3	mA	f <sub>SCL</sub> = 100kHz, SDA = Open, Other Inputs = V <sub>SS</sub>
I <sub>SB</sub>	V <sub>CC</sub> current (standby)		200	500	μA	$SCL = SDA = V_{CC}$ , Addr. = $V_{SS}$
ILI	Input leakage current			10	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
ILO	Output leakage current			10	μA	$V_{OUT} = V_{SS}$ to $V_{CC}$
VIH	Input HIGH voltage	2		V <sub>CC</sub> + 1	V	
V <sub>IL</sub>	Input LOW voltage	-1		0.8	V	
V <sub>OL</sub>	Output LOW voltage			0.4	V	I <sub>OL</sub> = 3mA

Notes: (1) Absolute Linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

(2) Relative Linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

(3) MI = RTOT/63 or  $(R_H - R_L)/63$ , single pot

(4) Max. = all four arrays cascaded together, Typical = individual array resolutions.

#### ENDURANCE AND DATA RETENTION

Parameter	Min.	Unit
Minimum endurance	100,000	Data changes per bit per register
Data retention	100	Years

#### CAPACITANCE

Symbol	Parameter	Max.	Unit	Test Condition
C <sub>I/O</sub> <sup>(5)</sup>	Input/output capacitance (SDA)	19	pF	$V_{I/O} = 0V$
C <sub>IN</sub> <sup>(5)</sup>	Input capacitance (A0, A1, A2, A3 and SCL)	12	pF	$V_{IN} = 0V$

#### POWER-UP TIMING

Symbol	Parameter	Min.	Тур.	Max.	Unit
t <sub>PUR</sub> <sup>(6)</sup>	Power-up to initiation of read operation			1	ms
t <sub>PUW</sub> <sup>(6)</sup>	Power-up to initiation of write operation			5	ms
t <sub>R</sub> V <sub>CC</sub>	V <sub>CC</sub> Power up ramp rate	0.2		50	V/msec

**POWER-UP REQUIREMENTS** (Power Up sequencing can affect correct recall of the wiper registers)

The preferred power-on sequence is as follows: First Vcc, then the potentiometer pins. It is suggested that Vcc reach 90% of its final value before power is applied to the potentiometer pins. The Vcc ramp rate specification should be met, and any glitches or slope changes in the Vcc line should be held to <100mV if possible. Also, Vcc should not reverse polarity by more than 0.5V.


**Notes:** (5) This parameter is guaranteed by characterization or sample testing.

- (6) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated. These parameters are guaranteed by design.
- (7) This parameter is guaranteed by design.
- (8) Maximum Wiper Current is derated over temperature. See the Wiper Current Derating Curve.
- (9) Ti value denotes the maximum noise glitch pulse width that the device will ignore on either SCL or SDA pins. Any noise glitch pulse width that is greater than this maximum value will be considered as a valid clock or data pulse and may cause communication failure to the device.


### A.C. CONDITIONS OF TEST

Input pulse levels	$V_{\rm CC}$ x 0.1 to $V_{\rm CC}$ x 0.9
Input rise and fall times	10ns
Input and output timing levels	V <sub>CC</sub> x 0.5


#### SYMBOL TABLE




#### Equivalent A.C. Test Circuit




### **Circuit #3 SPICE Macro Model**



### Guidelines for Calculating Typical Values of Bus Pull-Up Resistors



#### **DCP Wiper Current De-rating Curve**



		Lim	nits		Reference
Symbol	Parameter	Min.	Max.	Unit	Figure
f <sub>SCL</sub> <sup>(5)</sup>	SCL clock frequency	0	100	kHz	10
t <sub>LOW</sub> <sup>(5)</sup>	Clock LOW period	4700		ns	10
t <sub>HIGH</sub> <sup>(5)</sup>	Clock HIGH period	4000		ns	10
t <sub>R</sub> <sup>(5)</sup>	SCL and SDA rise time		1000	ns	10
t <sub>F</sub> <sup>(5)</sup>	SCL and SDA fall time		300	ns	10
Ti <sup>(5)(9)</sup>	Noise suppression time constant (glitch filter)		20	ns	10
t <sub>SU:STA</sub> <sup>(5)</sup>	Start condition setup time (for a repeated start condition)	4700		ns	10 & 12
t <sub>HD:STA</sub> <sup>(5)</sup>	Start condition hold time	4000		ns	10 & 12
t <sub>SU:DAT</sub> <sup>(5)</sup>	Data in setup time	250		ns	10
t <sub>HD:DAT</sub> <sup>(5)</sup>	Data in hold time	0		ns	10
t <sub>AA</sub> <sup>(5)</sup>	SCL LOW to SDA data out valid		3500	ns	11
t <sub>DH</sub> <sup>(5)</sup>	Data out hold time	50		ns	11
t <sub>SU:STO</sub> <sup>(5)</sup>	Stop condition setup time	4700		ns	10 & 12
t <sub>BUF</sub> <sup>(5)</sup>	Bus free time prior to new transmission	4700		ns	10
twR <sup>(5)</sup>	Write cycle time (nonvolatile write operation)		10	ms	13
t <sub>STPWV</sub> <sup>(5)</sup>	Wiper response time from stop generation		500	μs	13
t <sub>CLWV</sub> <sup>(5)</sup>	Wiper response from SCL LOW		1000	μs	6
t <sub>R</sub> V <sub>CC</sub>	V <sub>CC</sub> power-up rate	0.2	50	mV/µs	

A.C. CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

## Figure 10. Input Bus Timing







Figure 11. Output Bus Timing




## Figure 12. Start Stop Timing



### Figure 13. Write Cycle and Wiper Response Timing



#### PACKAGING INFORMATION




#### 20-Lead Plastic Dual In-Line Package Type P

NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH


#### PACKAGING INFORMATION

20-Lead Plastic Small Outline Gull Wing Package Type S



#### NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


#### PACKAGING INFORMATION



#### 20-Lead Plastic, TSSOP, Package Type V

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

#### **Ordering Information**



#### LIMITED WARRANTY

©Xicor, Inc. 2000 Patents Pending

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

#### TRADEMARK DISCLAIMER:

Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.