

# Synchronous CPU Buck Controller for 12V and 5V Applications

# Description

The CS51311 is a synchronous dual NFET Buck Regulator Controller. It is designed to power the core logic of the latest high performance CPUs. It uses the  $V^{21M}$  control method to achieve the fastest possible transient response and best overall regulation. It incorporates many additional features required to ensure the proper operation and protection of the CPU and Power system. The CS51311 provides the industry's most highly integrated solution, minimizing external component count, total solution size, and cost.

The CS51311 is specifically designed to power Intel's Pentium<sup>®</sup> II processor and includes the following features: 5-bit DAC with 1.2% tolerance, Power-Good output, over-current hiccup mode protection, V<sub>CC</sub> monitor, soft start, adaptive voltage positioning, adaptive FET non-overlap time, and remote sense. The CS51311 will operate over an 8.4V to 14V range and is available in 14 lead narrow body surface mount package.

# Features

- Synchronous Switching Regulator Controller for CPU V<sub>CORE</sub>
- Dual N-Channel MOSFET Synchronous Buck Design
- V<sup>2<sup>TM</sup></sup> Control Topology
- 200ns Transient Loop Response
- 5-bit DAC with 1.2% Tolerance
- Hiccup Mode Overcurrent Protection
- 40ns Gate Rise and Fall Times (3.3nF load)
- 65ns Adaptive FET Non-overlap Time
- Adaptive Voltage Positioning
- Power-Good Output Monitors Regulator Output
- V<sub>CC</sub> Monitor Provides Under Voltage Lockout

**Package Options** 

14 Lead SO Narrow

VID0 1

Г

VID1

VID2


VID3

VID4

 $V_{FB}$ 

VOUT

Enable Through use of the COMP pin



V<sup>2</sup> is a trademark of Switch Power, Inc. *Pentium is a registered trademark of Intel Corporation.* 



Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com

A CHERRY Company

COMP

PWRGD

GATE(L)

GATE(H)

Gnd

Vcc

1

Pin Symbol	Pin Name	V <sub>MAX</sub>	V <sub>MIN</sub>	I <sub>SOURCE</sub>	I <sub>SINK</sub>
V <sub>CC</sub>	IC Power Input		-0.3V	N/A	1.5 APeak 200mA DC
COMP	Compensation Pin	6V	-0.3V	1mA	5mA
$V_{FB}$ , $V_{OUT}$ , $V_{ID0-4}$	Voltage Feedback Input, Output Voltage Sense Pin, Voltage ID DAC Inputs	6V	-0.3V	1mA	1mA
C <sub>OFF</sub>	Off-Time Pin	6V	-0.3V	1mA	50mA
GATE(H), GATE(L)	High-Side, Low-Side FET Drivers	16V	-0.3V DC	1.5APeak 200mA DC	1.5A Peak 200mA DC
PWRGD	Power-Good Output	6V	-0.3V	1mA	30mA
Gnd	Ground	0V	0V	1.5A Peak 200mA DC	N/A

Package Pin Description						
PACKAGE PIN #	PIN SYMBOL	FUNCTION				
1,2,3,4,5	V <sub>IDO</sub> – V <sub>ID4</sub>	Voltage ID DAC inputs. These pins are internally pulled up to 5.65V if left open. $V_{ID4}$ selects the DAC range. When $V_{ID4}$ is high (logic one), the Error Amp reference range is 2.125V to 3.525V with 100mV increments. When $V_{ID4}$ is low (logic zero), the Error amp reference voltage is 1.325V to 2.075V with 50mV increments.				
6	V <sub>FB</sub>	Error amp inverting input, PWM comparator non-inverting input, current limit comparator non-inverting input, PWRGD comparator input.				
7	V <sub>OUT</sub>	Current limit comparator inverting input.				
8	V <sub>CC</sub>	Input power supply pin for the internal circuitry. Decouple with filter capacitor to Gnd.				
9	GATE(H)	High side switch FET driver pin .				
10	Gnd	Ground pin.				
11	GATE(L)	Low side synchronous FET driver pin.				
12	PWRGD	Power-Good Output. Open collector output drives low when $V_{\mbox{FB}}$ is out of regulation.				
13	C <sub>OFF</sub>	Off-Time Capacitor Pin. A capacitor from this pin to Gnd sets the off time for the regulator				
14	COMP	Error amp output. PWM comparator inverting input. A capacitor on this pin provides error amp compensation.				

$Electrical Characteristics: 0^{\circ}C < T_{A} < 70^{\circ}C; 0^{\circ}C < T_{J} < 125^{\circ}C; 9V < V_{CC} < 14V;$ 2.0V DAC Code (V <sub>ID4</sub> = V <sub>ID3</sub> =V <sub>ID2</sub> = V <sub>ID1</sub> = 0, V <sub>ID0</sub> = 1), C <sub>GATE(H)</sub> = C <sub>GATE(L)</sub> = 3.3nF, C <sub>OFF</sub> = 390pF; Unless otherwise stated.						
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
Error Amplifier						
V <sub>FB</sub> Bias Current	$0.2V \leq V_{FB} \leq 3.5V$	-7.0	0.1	7.0	μΑ	
COMP Source Current	$V_{COMP}$ = 1.2V to 3.6V; $V_{FB}$ = 1.9 V	15	30	60	μA	
COMP Sink Current	$V_{COMP}$ =1.2V; $V_{FB}$ = 2.1V;	30	60	120	μA	
Open Loop Gain	$C_{COMP} = 0.1 \mu F$		80		dB	
Unity Gain Bandwidth	$C_{COMP} = 0.1 \mu F$		50		kHz	
PSRR @ 1kHz	$C_{COMP} = 0.1 \mu F$		70		dB	
Transconductance			32		mmho	
Output Impedance			0.5		MΩ	

# ■ Voltage Identification DAC

		75°C ≤ T	' <sub>J</sub> ≤ 125°C	-		25°C ≤ 1	J ≤ 75°C		
$V_{ID4} \ V_{ID3} \ V_{ID2} \ V_{ID1} \ V_{ID0}$	MIN	ТҮР	MAX	± TOL	MIN	ТҮР	MAX	± TOL	UNIT
1 0 0 0 0	3.483	3.525	3.567	1.2%	3.455	3.525	3.596	2.0%	V
1 0 0 0 1	3.384	3.425	3.466	1.2%	3.357	3.425	3.494	2.0%	V
1 0 0 1 0	3.285	3.325	3.365	1.2%	3.259	3.325	3.392	2.0%	V
1 0 0 1 1	3.186	3.225	3.264	1.2%	3.161	3.225	3.290	2.0%	V
1 0 1 0 0	3.087	3.125	3.163	1.2%	3.063	3.125	3.188	2.0%	V
1 0 1 0 1	2.989	3.025	3.061	1.2%	2.965	3.025	3.086	2.0%	V
1 0 1 1 0	2.890	2.925	2.960	1.2%	2.875	2.925	2.975	1.7%	V
1 0 1 1 1	2.791	2.825	2.859	1.2%	2.777	2.825	2.873	1.7%	V
1 1 0 0 0	2.692	2.725	2.758	1.2%	2.679	2.725	2.771	1.7%	V
1 1 0 0 1	2.594	2.625	2.657	1.2%	2.580	2.625	2.670	1.7%	V
1 1 0 1 0	2.495	2.525	2.555	1.2%	2.482	2.525	2.568	1.7%	V
1 1 0 1 1	2.396	2.425	2.454	1.2%	2.389	2.425	2.461	1.5%	V
1 1 1 0 0	2.297	2.325	2.353	1.2%	2.290	2.325	2.360	1.5%	V
1 1 1 0 1	2.198	2.225	2.252	1.2%	2.192	2.225	2.258	1.5%	V
1 1 1 1 0	2.099	2.125	2.151	1.2%	2.093	2.125	2.157	1.5%	V
0 0 0 0 0	2.050	2.075	2.100	1.2%	2.044	2.075	2.106	1.5%	V
0 0 0 0 1	2.001	2.025	2.049	1.2%	1.995	2.025	2.055	1.5%	V
0 0 0 1 0	1.953	1.975	1.997	1.1%	1.945	1.975	2.005	1.5%	V
0 0 0 1 1	1.904	1.925	1.946	1.1%	1.896	1.925	1.954	1.5%	V
0 0 1 0 0	1.854	1.875	1.896	1.1%	1.847	1.875	1.903	1.5%	V
0 0 1 0 1	1.805	1.825	1.845	1.1%	1.798	1.825	1.852	1.5%	V
0 0 1 1 0	1.755	1.775	1.795	1.1%	1.748	1.775	1.802	1.5%	V
0 0 1 1 1	1.706	1.725	1.744	1.1%	1.699	1.725	1.751	1.5%	V
0 1 0 0 0	1.656	1.675	1.694	1.1%	1.650	1.675	1.700	1.5%	V
0 1 0 0 1	1.607	1.625	1.643	1.1%	1.601	1.625	1.649	1.5%	V
0 1 0 1 0	1.558	1.575	1.593	1.1%	1.551	1.575	1.599	1.5%	V
0 1 0 1 1	1.508	1.525	1.542	1.1%	1.502	1.525	1.548	1.5%	V
0 1 1 0 0	1.459	1.475	1.491	1.1%	1.453	1.475	1.497	1.5%	V
0 1 1 0 1	1.409	1.425	1.441	1.1%	1.404	1.425	1.446	1.5%	V
0 1 1 1 0	1.360	1.375	1.390	1.1%	1.354	1.375	1.396	1.5%	V
0 1 1 1 1	1.310	1.325	1.340	1.1%	1.305	1.325	1.345	1.5%	V
1 1 1 1 1	1.225	1.250	1.275	2.0%	1.225	1.250	1.275	2.0%	V


Electrical C 2.0V DAC Code ( $V_{ID4} = V_{ID3} = V_{ID2}$	Characteristics: $0^{\circ}C < T_A < 70^{\circ}C$ ; $0^{\circ}C < T_J = V_{ID1} = 0$ , $V_{ID0} = 1$ ), $C_{GATE(H)} = C_{GATE(H)}$	< 125°C; 9V · L) = 3.3nF, C	< V <sub>CC</sub> < 14V <sub>DFF</sub> = 390pF;	; Unless othe	rwise sta
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNI
Line Regulation	$9V \le V_{CC} \le 14V$		0.01		%/V
Input Threshold	$\mathrm{V_{ID4'}}\mathrm{V_{ID3'}}\mathrm{V_{ID2'}}\mathrm{V_{ID1'}}\mathrm{V_{ID0}}$	1.00	1.25	2.40	V
Input Pull-up Resistance	$V_{ID4}$ , $V_{ID3}$ , $V_{ID2}$ , $V_{ID1}$ , $V_{ID0}$	25	50	100	kΩ
Pull-up Voltage		5.48	5.65	5.82	V
■ GATE(H) and GATE(L)					
High Voltage at 100mA	Measure V <sub>CC</sub> –GATE(L)/(H)		1.2	2.1	V
Low Voltage at 100mA	Measure GATE(L)/(H)		1.0	1.5	V
Rise Time	$1.6V < GATE(H)/(L) < (V_{CC} - 2.5V)$		40	80	ns
Fall Time	$(V_{CC} - 2.5V) > GATE(L)/(H) > 1.6V$		40	80	ns
GATE(H) to GATE(L) Delay	GATE(H) < 2V, GATE(L) > 2V $V_{CC} = 12V$	30	65	110	ns
GATE(L) to GATE(H) Delay	$GATE(L) < 2V, GATE(H) > 2V$ $V_{CC} = 12V$	30	65	110	ns
GATE pull-down	Resistance to Gnd (Note 2)	20	50	115	kΩ
Overcurrent Protection					
OVC Comparator Offset Voltage	$0V \le V_{OUT} \le 3.5V$	77	86	101	mV
Discharge Threshold Voltage		0.2	0.25	0.3	V
V <sub>OUT</sub> Bias Current	$0.2V \leq V_{OUT} \leq 3.5V$	-7.0	0.1	7.0	μA
OVC Latch Discharge Current	$V_{COMP} = 1V$	100	800	2500	μA
■ PWM Comparator					
PWM Comparator Offset Voltage	$0V \le V_{FB} \le 3.5V$	0.99	1.10	1.23	V
Transient Response	$V_{FB} = 0 \text{ to } 3.5 \text{V}$		200	300	ns
■ C <sub>OFF</sub>					
Off-Time		1.0	1.6	2.3	μs
Charge Current	$V_{COFF} = 1.5V$		550		μA
Discharge Current	$V_{COFF} = 1.5V$		25		mA
■ Power-Good Output					
PWRGD Sink Current	$V_{FB} = 1.7V$ , $V_{PWRGD} = 1V$	0.5	4	15	mA
PWRGD Upper Threshold	% of nominal DAC code	5	8.5	12	%
PWRGD Lower Threshold	% of nominal DAC code	-12	-8.5	-5	%
PWRGD Output Low Voltage	$V_{FB} = 1.7V$ , $I_{PWRGD} = 500 \mu A$		0.2	0.3	V


Electrical Characteristics: $0^{\circ}C < T_A < 70^{\circ}C$ ; $0^{\circ}C < T_J < 125^{\circ}C$ ; $9V < V_{CC} < 14V$ ; 2.0V DAC Code ( $V_{ID4} = V_{ID3} = V_{ID2} = V_{ID1} = 0$ , $V_{ID0} = 1$ ), $C_{GATE(H)} = C_{GATE(L)} = 3.3$ nF, $C_{OFF} = 390$ pF; Unless otherwise stated.							
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT		
General Electrical Specification	ons						
V <sub>CC</sub> Monitor Start Threshold		7.9	8.4	8.9	V		
V <sub>CC</sub> Monitor Stop Threshold		7.6	8.1	8.6	V		
Hysteresis	Start - Stop	0.15	0.30	0.60	V		
V <sub>CC</sub> Supply Current	No Load on GATE(H), GATE(L)		12	20	mA		

Note 1: The IC power dissipation in a typical application with  $V_{CC} = 12V$ , switching frequency  $f_{SW} = 250$ kHz, 50nc MOSFETs and  $R_{0JA} = 115^{\circ}C/W$  yields an operating junction temperature rise of approximately 52°C, and a junction temperature of 77°C with an ambient temperature of 25°C.

Note 2: Guaranteed by design, not 100% tested in production.

# **Block Diagram**






# **Application Information**


# **Theory Of Operation**

# V<sup>2<sup>TM</sup></sup> Control Method

The V<sup>2™</sup> method of control uses a ramp signal that is generated by the ESR of the output capacitors. This ramp is proportional to the AC current through the main inductor and is offset by the value of the DC output voltage. This control scheme inherently compensates for variation in either line or load conditions, since the ramp signal is generated from the output voltage itself. This control scheme differs from traditional techniques such as voltage mode, which generates an artificial ramp, and current mode, which generates a ramp from inductor current.

The  $V^{2^{TM}}$  control method is illustrated in Figure 6. The output voltage is used to generate both the error signal and the ramp signal. Since the ramp signal is simply the output





voltage, it is affected by any change in the output regardless of the origin of that change. The ramp signal also contains the DC portion of the output voltage, which allows the control circuit to drive the main switch to 0% or 100% duty cycle as required.

A change in line voltage changes the current ramp in the inductor, affecting the ramp signal, which causes the V<sup>2TM</sup> control scheme to compensate the duty cycle. Since the change in inductor current modifies the ramp signal, as in current mode control, the V<sup>2TM</sup> control scheme has the same advantages in line transient response.

A change in load current will have an affect on the output voltage, altering the ramp signal. A load step immediately changes the state of the comparator output, which controls the main switch. Load transient response is determined only by the comparator response time and the transition speed of the main switch. The reaction time to an output load step has no relation to the crossover frequency of the error signal loop, as in traditional control methods.

The error signal loop can have a low crossover frequency, since transient response is handled by the ramp signal loop. The main purpose of this "slow" feedback loop is to provide DC accuracy. Noise immunity is significantly improved, since the error amplifier bandwidth can be rolled off at a low frequency. Enhanced noise immunity improves remote sensing of the output voltage, since the noise associated with long feedback traces can be effectively filtered.

Line and load regulation are drastically improved because there are two independent voltage loops. A voltage mode controller relies on a change in the error signal to compensate for a deviation in either line or load voltage. This change in the error signal causes the output voltage to change corresponding to the gain of the error amplifier, which is normally specified as line and load regulation.

A current mode controller maintains fixed error signal under deviation in the line voltage, since the slope of the ramp signal changes, but still relies on a change in the error signal for a deviation in load. The V<sup>2™</sup> method of control maintains a fixed error signal for both line and load variation, since the ramp signal is affected by both line and load.

# **Constant Off-Time**

To minimize transient response, the CS51311 uses a Constant Off-Time method to control the rate of output pulses. During normal operation, the Off-Time of the high side switch is terminated after a fixed period, set by the C<sub>OFF</sub> capacitor. Every time the V<sub>FB</sub> pin exceeds the COMP pin voltage an Off-Time is initiated. To maintain regulation, the V<sup>2TM</sup> Control Loop varies switch On-Time. The PWM comparator monitors the output voltage ramp, and terminates the switch On-Time.

Constant Off-Time provides a number of advantages. Switch duty Cycle can be adjusted from 0 to 100% on a pulse-by pulse basis when responding to transient conditions. Both 0% and 100% Duty Cycle operation can be maintained for extended periods of time in response to Load or Line transients.

### **Programmable Output**

The CS51311 is designed to provide two methods for programming the output voltage of the power supply. A five bit on board digital to analog converter (DAC) is used to program the output voltage within two different ranges. The first range is 2.125V to 3.525V in 100mV steps, the second is 1.325V to 2.075V in 50mV steps, depending on the digital input code. If all five bits are left open, the CS51311 enters adjust mode. In adjust mode, the designer can choose any output voltage by using resistor divider feedback to the  $V_{FB}$  pin, as in traditional controllers. The CS51311 is specifically designed to meet or exceed Intel's Pentium<sup>®</sup> II specifications.

#### **Error Amplifier**

An inherent benefit of the V<sup>2TM</sup> control topology is that there is no large bandwidth requirement on the error amplifier design. The reaction time to an output load step has no relation to the crossover frequency, since transient response is handled by the ramp signal loop. The main purpose of this" slow" feedback loop is to provide DC accuracy. Noise immunity is significantly improved, since the error amplifier bandwidth can be rolled off at a low frequency. Enhanced noise immunity improves remote sensing of the output voltage, since the noise associated with long feedback traces can be effectively filtered. The COMP pin is the output of the error amplifier and a capacitor to Gnd compensates the error amplifier loop. Additionally, through the built-in offset on the PWM Comparator noninverting input, the COMP pin provides the hiccup timing for the Over-Current Protection, the soft start function that minimizes inrush currents during regulator power-up and switcher output enable.

#### Startup


The CS51311 provides a controlled startup of regulator output voltage and features Programmable Soft Start implemented through the Error Amp and external Compensation Capacitor. This feature, combined with overcurrent protection, prevents stress to the regulator power components and overshoot of the output voltage during startup.

As Power is applied to the regulator, the CS51311 Undervoltage Lockout circuit (UVL) monitors the ICs supply voltage (V<sub>CC</sub>) which is typically connected to the +12V output of the AC-DC power supply. The UVL circuit prevents the NFET gates from being activated until V<sub>CC</sub> exceeds the 8.4V (typ) threshold. Hysteresis of 300mV (typ) is provided for noise immunity. The Error Amp Capacitor connected to the COMP pin is charged by a  $30\mu$ A current source. This capacitor must be charged to 1.1V (typ) so that it exceeds the PWM comparator's offset before the V<sup>2TM</sup> PWM control loop permits switching to occur.

When  $V_{CC}$  has exceeded 8.4V and COMP has charged to 1.1V, the upper Gate driver (GATE(H)) is activated, turning on the upper FET. This causes current to flow through the output inductor and into the output capacitors and load according to the following equation:

$$I = (V_{IN} - V_{OUT}) \times \frac{T}{L}$$

GATE(H) and the upper NFET remain on and inductor current ramps up until the initial pulse is terminated by either the PWM control loop or the overcurrent protection. This initial surge of in-rush current minimizes startup time, but avoids overstressing of the regulator's power components. The PWM comparator will terminate the initial pulse if the CS5131. regulator output exceeds the voltage on the COMP pin plus the 1.1V PWM comparator offset prior to the drop across the current sense resistor exceeding the current limit threshold. In this case, the PWM control loop has achieved regulation and the initial pulse is then followed by a constant off time as programmed by the C<sub>OFF</sub> capacitor. The COMP capacitor will continue to slowly charge and the regulator output voltage will follow it, less the 1.1V PWM offset, until it achieves the voltage programmed by the DAC's VID input. The Error Amp will then source or sink current to the COMP cap as required to maintain the correct regulator DC output voltage. Since the rate of increase of the COMP pin voltage is typically set much slower than the regulator's slew capability, inrush current, output voltage, and duty cycle all gradually increase from zero. (See Figures 7, 8, and 9).



 $\label{eq:Figure 7: Normal Startup (2ms/div).} \\ Channel 1 - Regulator Output Voltage (1V/div) \\ Channel 2 - COMP Pin (1V/div) \\ Channel 3 - V_{CC} (10V/div) \\ Channel 4 - Regulator Input Voltage (5V/div) \\ \end{array}$ 




Figure 8: Normal Startup showing initial pulse followed by Soft Start  $(20\mu s/div)$ .

- $\label{eq:Channel 1 Regulator Output Voltage (1V/div) \\ Channel 2 Inductor Switching Node (5V/div) \\ Channel 3 V_{CC} (10V/div) \\ \end{tabular}$
- Channel 4 Regulator Input Voltage (5V/div)




Figure 9: Pulse-by-Pulse Regulation during Soft Start (2µs/div).

- Channel 1 Regulator Output Voltage (1V/div)
- Channel 2 Inductor Switching Node (5V/div)
- Channel 3 V<sub>CC</sub> (10V/div)
- Channel 4 Regulator Input Voltage (5V/div)

If the voltage across the Current Sense resistor generates a voltage difference between the  $V_{FB}$  and  $V_{OUT}$  pins that exceeds the OVC Comparator Offset Voltage (86mV typical), the Fault latch is set. This causes the COMP pin to be quickly discharged, turning off GATE(H) and the upper NFET since the voltage on the COMP pin is now less than the 1.1V PWM comparator offset. The Fault latch is reset when the voltage on the COMP decreases below the Discharge threshold voltage (0.25V typical). The COMP capacitor will again begin to charge, and when it exceeds the 1.1V PWM comparator offset, the regulator output will Soft Start normally (see Figure 10).

Because the start-up circuit depends on the current sense function, a current sense resistor should always be used.




Figure 10: Startup with COMP pre-charged to 2V (2ms/div). Channel 1 - Regulator Output Voltage (1V/div) Channel 2 - COMP Pin (1V/div) Channel 3 - V<sub>CC</sub> (10V/div) Channel 4 - Regulator Input Voltage (5V/div)

When driving large capacitive loads, the COMP must charge slowly enough to avoid tripping the CS51311 overcurrent protection. The following equation can be used to ensure unconditional startup:

$$\frac{I_{CHG}}{C_{COMP}} < \frac{I_{LIM} - I_{LOAD}}{C_{OUT}}$$

where

 $I_{CHG} = COMP$  Source Current (30 $\mu$ A typical);

 $C_{\text{COMP}} = \text{COMP}$  Capacitor value (0.1 $\mu$ F typical);

I<sub>LIM</sub> = Current Limit Threshold;

 $I_{LOAD}$  = Load Current during startup;

C<sub>OUT</sub> = Total Output Capacitance.

# **Normal Operation**

During Normal operation, Switch Off-Time is constant and set by the  $C_{OFF}$  capacitor. Switch On-Time is adjusted by the  $V^{2\text{TM}}$  Control loop to maintain regulation. This results in changes in regulator switching frequency, duty cycle, and output ripple in response to changes in load and line. Output voltage ripple will be determined by inductor ripple current and the ESR of the output capacitors

# **Transient Response**

The CS51311 V<sup>2™</sup> Control Loop's 200ns reaction time provides unprecedented transient response to changes in input voltage or output current. Pulse-by-pulse adjustment of duty cycle is provided to quickly ramp the inductor current to the required level. Since the inductor current cannot be changed instantaneously, regulation is maintained by the output capacitor(s) during the time required to slew the inductor current.

Overall load transient response is further improved through a feature called "Adaptive Voltage Positioning". This technique pre-positions the output capacitors voltage to reduce total output voltage excursions during changes in load.

Holding tolerance to 1% allows the error amplifiers reference voltage to be targeted +25mV high without compromising DC accuracy. A "Droop Resistor", implemented through a PC board trace, connects the Error Amps feedback pin ( $V_{FB}$ ) to the output capacitors and load and carries the output current. With no load, there is no DC drop across this resistor, producing an output voltage tracking the Error amps, including the +25mV offset. When the full load current is delivered, a 50mV drop is developed across this resistor. This results in output voltage being offset - 25mV low.

The result of Adaptive Voltage Positioning is that additional margin is provided for a load transient before reaching the output voltage specification limits. When load current suddenly increases from its minimum level, the output capacitor is pre-positioned +25mV. Conversely, when load current suddenly decreases from its maximum level, the output capacitor is pre-positioned -25mV. For best Transient Response, a combination of a number of high frequency and bulk output capacitors are usually used.

# **Slope Compensation**

The V<sup>2TM</sup> control method uses a ramp signal, generated by the ESR of the output capacitors, that is proportional to the ripple current through the inductor. To maintain regulation, the V<sup>2TM</sup> control loop monitors this ramp signal, through the PWM comparator, and terminates the switch on-time.

The stringent load transient requirements of modern microprocessors require the output capacitors to have very low ESR. The resulting shallow slope presented to the PWM comparator, due to the very low ESR, can lead to pulse width jitter and variation caused by both random or synchronous noise.

Adding slope compensation to the control loop, avoids erratic operation of the PWM circuit, particularly at lower duty cycles and higher frequencies, where there is not enough ramp signal, and provides a more stable switchpoint.

The scheme that prevents that switching noise prematurely triggers the PWM circuit consists of adding a positive voltage slope to the output of the Error Amplifier (COMP pin) during an off-time cycle.

The circuit that implements this function is shown in Figure 11.




Figure 11: Small RC filter provides the proper voltage ramp at the beginning of each on-time cycle.

The ramp waveform is generated through a small RC filter that provides the proper voltage ramp at the beginning of each on-time cycle. The resistors R1 and R2 in the circuit of Figure 11 form a voltage divider from the GATE(L) output, superimposing a small artificial ramp on the output of the error amplifier. It is important that the series combination R1/R2 is high enough in resistance not to load down and negatively affect the slew rate on the GATE(L) pin.

#### **Protection and Monitoring Features**

# **Over-Current Protection**

A loss-less hiccup mode current limit protection feature is provided, requiring only the COMP capacitor to implement. The CS51311 provides overcurrent protection by sensing the current through a "Droop" resistor, using an internal current sense comparator. The comparator compares the voltage drop through the "Droop" resistor to an internal reference voltage of 86mV (typical).

If the voltage drop across the "Droop" resistor exceeds this threshold, the current sense comparator allows the fault

latch to be set. This causes the regulator to stop switching. During this overcurrent condition, the CS51311 stays off for the time it takes the COMP pin capacitor to discharge to its lower 0.25V threshold. As soon as the COMP pin reaches 0.25V, the Fault latch is reset (no overcurrent condition present) and the COMP pin is charged with a  $30\mu A$  current source to a voltage 1.1V greater than the V<sub>FB</sub> voltage. Only at this point the regulator attempts to restart normally by delivering short gate pulses to both FETS. The CS51311 will operate initially with a duty cycle whose value depends on how low the V<sub>FB</sub> voltage was during the overcurrent condition (whether hiccup mode was due to excessive current or hard short). This protection scheme minimizes thermal stress to the regulator components, input power supply, and PC board traces, as the overcurrent condition persists. Upon removal of the overload, the fault latch is cleared, allowing normal operation to resume.

# **Overvoltage Protection**

Overvoltage protection (OVP) is provided as result of the normal operation of the V<sup>2™</sup> control topology and requires no additional external components. The control loop responds to an overvoltage condition within 200ns, causing the top MOSFET to shut off, disconnecting the regulator from its input voltage. This results in a "crowbar" action to clamp the output voltage and prevents damage to the load. The regulator will remain in this state until the overvoltage condition ceases or the input voltage is pulled low. The bottom FET and board trace must be properly designed to implement the OVP function.

# **Power-Good Circuit**

The Power-Good pin (pin 12) is an open-collector signal consistent with TTL DC specifications. It is externally pulled up, and is pulled low (below 0.3V) when the regulator output voltage typically exceeds  $\pm$  8.5% of the nominal output voltage. Maximum output voltage deviation before Power-Good is pulled low is  $\pm$  12%.

# **Output Enable**

On/off control of the regulator outputs can be implemented by pulling the COMP pins low. It is required to pull the COMP pins below the 1.1V PWM comparator offset voltage in order to disable switching on the GATE drivers.

> CS51311-based V<sub>CC(CORE)</sub> Buck Regulator Design Procedure

# Step 1: Definition of the design specifications

In computer motherboard applications the input voltage comes from the "silver box" power supply.  $5V \pm 5\%$  is used for conversion to output voltage, and  $12V \pm 5\%$  is used for the external NFET gate voltage and circuit bias. The CPU V<sub>CC(CORE)</sub> tolerance can be affected by any or all of the following reasons:

1) buck regulator output voltage setpoint accuracy;

2) output voltage change due to discharging or charging of the bulk decoupling capacitors during a load current transient; 3) output voltage change due to the ESR and ESL of the bulk and high frequency decoupling capacitors, circuit traces, and vias;

4) output voltage ripple and noise.

Budgeting the tolerance is left up to the designer who must take into account all of the above effects and provide a  $V_{CC(CORE)}$  that will meet the specified tolerance at the CPU's inputs.

The designer must also ensure that the regulator component junction temperatures are kept within the manufacturer's specified ratings at full load and maximum ambient temperature. As computer motherboards become increasingly complex, regulator size also becomes important, as there is less space available for the CPU power supply.

#### Step 2: Selection of the Output Capacitors

These components must be selected and placed carefully to yield optimal results. Capacitors should be chosen to provide acceptable ripple on the regulator output voltage. Key specifications for output capacitors are their ESR (Equivalent Series Resistance), and ESL (Equivalent Series Inductance). For best transient response, a combination of low value/high frequency and bulk capacitors placed close to the load will be required.

In order to determine the number of output capacitors the maximum voltage transient allowed during load transitions has to be specified. The output capacitors must hold the output voltage within these limits since the inductor current can not change with the required slew rate. The output capacitors must therefore have a very low ESL and ESR.

The voltage change during the load current transient is:

$$\Delta V_{OUT} = \Delta I_{OUT} \times \left(\frac{ESL}{\Delta t} + ESR + \frac{t_{TR}}{C_{OUT}}\right)$$

where

 $\Delta I_{OUT}$  /  $\Delta t$  = load current slew rate;

 $\Delta I_{OUT} = load transient;$ 

 $\Delta t = load$  transient duration time;

ESL = Maximum allowable ESL including capacitors, circuit traces, and vias;

ESR = Maximum allowable ESR including capacitors and circuit traces;

 $t_{TR}$  = output voltage transient response time.

The designer has to independently assign values for the change in output voltage due to ESR, ESL, and output capacitor discharging or charging. Empirical data indicates that most of the output voltage change (droop or spike depending on the load current transition) results from the total output capacitor ESR.

The maximum allowable ESR can then be determined according to the formula

$$\text{ESR}_{\text{MAX}} = \frac{\Delta V_{\text{ESR}}}{\Delta I_{\text{OUT}}}$$

where  $\Delta V_{ESR}$  = change in output voltage due to ESR (assigned by the designer).

Once the maximum allowable ESR is determined, the number of output capacitors can be found by using the formula

Number of capacitors = 
$$\frac{\text{ESR}_{\text{CAP}}}{\text{ESR}_{\text{MAX}}}$$

where

ESR<sub>CAP</sub> = maximum ESR per capacitor (specified in mufacturer's data sheet);

 $ESR_{MAX} = maximum$  allowable ESR.

The actual output voltage deviation due to ESR can then be verified and compared to the value assigned by the designer:

$$\Delta V_{ESR} = \Delta I_{OUT} \times ESR_{MAX}$$

Similarly, the maximum allowable ESL is calculated from the following formula:

$$\text{ESL}_{\text{MAX}} = \frac{\Delta V_{\text{ESL}} \times \Delta t}{\Delta I}$$

where

 $\Delta I/\Delta T$  = load current slew rate (as high as 20A/µs);  $\Delta V_{ESL}$  = change in output voltage due to ESL.

The actual maximum allowable ESL can be determined by using the equation:

$$ESL_{MAX} = \frac{ESL_{CAP}}{Number of output capacitors},$$

where  $\text{ESL}_{\text{CAP}}$  = maximum ESL per capacitor (it is estimated that a 10 × 12mm Aluminum Electrolytic capacitor has approximately 4nH of package inductance).

The actual output voltage deviation due to the actual maximum ESL can then be verified:

$$\Delta V_{ESL} = \frac{ESL_{MAX} \times \Delta I}{\Delta t}$$

The designer now must determine the change in output voltage due to output capacitor discharge during the transient:

$$\Delta V_{CAP} = \frac{\Delta I \times \Delta t_{TR}}{C_{OUT}}$$

where

 $\Delta t_{\text{TR}}$  = the output voltage transient response time (assigned by the designer);

 $\Delta V_{CAP}$  = output voltage deviation due to output capacitor discharge;

 $\Delta I = Load$  step.

The total change in output voltage as a result of a load current transient can be verified by the following formula:

$$\Delta V_{OUT} = \Delta V_{ESR} + \Delta V_{ESL} + \Delta V_{CAF}$$

#### Step 3: Selection of the Duty Cycle, Switching Frequency, Switch On-Time ( $T_{ON}$ ) and Switch Off-Time ( $T_{OFF}$ )

The duty cycle of a buck converter (including parasitic losses) is given by the formula:

Duty Cycle = D = 
$$\frac{V_{OUT} + (V_{HFET} + V_L + V_{DROOP})}{V_{IN} + V_{LFET} - V_{HFET} - V_L}$$

where

 $V_{OUT}$  = buck regulator output voltage;  $V_{HFET}$  = high side FET voltage drop due to R<sub>DS(ON)</sub>;  $V_L$  = output inductor voltage drop due to inductor wire DC resistance;

 $V_{DROOP}$  = droop (current sense) resistor voltage drop;  $V_{IN}$  = buck regulator input voltage;

 $V_{LFET}$  = low side FET voltage drop due to  $R_{DS(ON)}$ .

#### Step3a: Calculation of Switch On-Time

The switch On-Time (time during which the switching MOSFET in a synchronous buck topology is conducting) is determined by:

$$T_{\rm ON} = \frac{\rm Duty \ Cycle}{F_{\rm SW}}$$

where  $F_{SW}$  = regulator switching frequency selected by the designer.

Higher operating frequencies allow the use of smaller inductor and capacitor values. Nevertheless, it is common to select lower frequency operation because a higher frequency results in lower efficiency due to MOSFET gate charge losses. Additionally, the use of smaller inductors at higher frequencies results in higher ripple current, higher output voltage ripple, and lower efficiency at light load currents.

#### Step 3b: Calculation of Switch Off-Time

The switch Off-Time (time during which the switching MOSFET is not conducting) can be determined by:

$$\Gamma_{\rm OFF} = \frac{1}{F_{\rm SW}} - T_{\rm ON},$$

The  $C_{OFF}$  capacitor value has to be selected in order to set the Off-Time,  $T_{OFF}$ , above:

$$C_{\rm OFF} = \frac{\rm Period \times (1-D)}{3980},$$

where

3980 is a characteristic factor of the CS51311; D = Duty Cycle.

#### **Step 4: Selection of the Output Inductor**

The inductor should be selected based on its inductance, current capability, and DC resistance. Increasing the inductor value will decrease output voltage ripple, but degrade transient response. There are many factors to consider in selecting the inductor including cost, efficiency, EMI and ease of manufacture. The inductor must be able to handle the peak current at the switching frequency without saturating, and the copper resistance in the winding should be kept as low as possible to minimize resistive power loss. There are a variety of materials and types of magnetic cores that could be used for this application. Among them are ferrites, molypermalloy cores (MPP), amorphous and powdered iron cores. Powdered iron cores are very commonly used. Powdered iron cores are very suitable due to their high saturation flux density and have low loss at high frequencies, a distributed gap and exhibit very low EMI. The inductor value can be determined by:

$$L = \frac{(V_{IN} - V_{OUT}) \times t_{TR}}{\Lambda I},$$

where

V<sub>IN</sub> = input voltage;

V<sub>OUT</sub> = output voltage;

 $t_{TR}$  = output voltage transient response time (assigned by the designer);

 $\Delta I = load transient.$ 

The inductor ripple current can then be determined:

$$\Delta I_{\rm L} = \frac{V_{\rm OUT} \times T_{\rm OFF}}{\rm L},$$

where

 $\Delta I_L$  = inductor ripple current;  $V_{OUT}$  = output voltage;  $T_{OFF}$  = switch Off-Time; L = inductor value.

The designer can now verify if the number of output capacitors from step 2 will provide an acceptable output voltage ripple (1% of output voltage is common). The formula below is used:

$$\Delta I_{\rm L} = \frac{\Delta V_{\rm OUT}}{\rm ESR_{\rm MAX}},$$

Rearranging we have:

$$\text{ESR}_{\text{MAX}} = \frac{\Delta V_{\text{OUT}}}{\Delta I_{\text{I}}}$$

where

 $ESR_{MAX}$  = maximum allowable ESR;  $\Delta V_{OUT} = 1\% \times V_{OUT}$  = maximum allowable output voltage ripple ( budgeted by the designer );  $\Delta I_L$  = inductor ripple current;  $V_{OUT}$  = output voltage

 $V_{OUT}$  = output voltage.

The number of output capacitors is determined by:

Number of capacitors = 
$$\frac{\text{ESR}_{\text{CAP}}}{\text{ESR}_{\text{MAX}}}$$
,

where  $\text{ESR}_{\text{CAP}}$  = maximum ESR per capacitor (specified in manufacturer's data sheet).

The designer must also verify that the inductor value yields reasonable inductor peak and valley currents (the inductor current is a triangular waveform):

$$I_{L(PEAK)} = I_{OUT} + \frac{\Delta I_L}{2}$$

where

$$\begin{split} I_{L(PEAK)} &= inductor \ peak \ current; \\ I_{OUT} &= load \ current; \\ \Delta I_L &= inductor \ ripple \ current. \end{split}$$

$$I_{L(VALLEY)} = I_{OUT} - \frac{\Delta I_L}{2}$$

where  $I_{L(VALLEY)}$  = inductor valley current.

Given the requirements of an application such as a buck converter, it is found that a toroid powdered iron core is quite suitable due to its low cost, low core losses at the switching frequency, and low EMI.

#### Step 5: Selection of the Input Capacitors

These components must be selected and placed carefully to yield optimal results. Capacitors should be chosen to provide acceptable ripple on the input supply lines. A key specification for input capacitors is their ripple current rating. The input capacitor should also be able to handle the input RMS current  $I_{IN(RMS)}$ .

The combination of the input capacitors  $C_{\rm IN}$  discharges during the on-time.

The input capacitor discharge current is given by:

$$I_{CINDIS(RMS)} =$$

$$\sqrt{\frac{(I_{L(PEAK)}^{2} + (I_{L(PEAK)} \times I_{L(VALLEY)}) + I_{L(VALLEY)}^{2} \times D}{3}}$$

where

 $I_{CINDIS(RMS)}$  = input capacitor discharge current;  $I_{L(PEAK)}$  = inductor peak current;

 $I_{L(VALLEY)} =$  inductor valley current.

C<sub>IN</sub> charges during the off-time, the average current through the capacitor over one switching cycle is zero:

$$I_{\text{CIN(CH)}} = I_{\text{CIN(DIS)}} \times \frac{D}{1 - D}$$

where

$$\begin{split} I_{CIN(CH)} &= input \ capacitor \ charge \ current; \\ I_{CIN(DIS)} &= input \ capacitor \ discharge \ current; \\ D &= Duty \ Cycle. \end{split}$$

The total Input RMS current is:

$$I_{\text{CIN}(\text{RMS})} = \sqrt{(I_{\text{CIN}(\text{DIS})}^2 \times \text{D}) + (I_{\text{CIN}(\text{CH})}^2 \times (1 - \text{D}))}$$

The number of input capacitors required is then determined by:

$$N_{CIN} = \frac{I_{CIN(RMS)}}{I_{RIPPLE}},$$

where

N<sub>CIN</sub> = number of input capacitors;

I<sub>CIN(RMS)</sub> = total input RMS current;

 $I_{RIPPLE}$  = input capacitor ripple current rating (specified in manufacturer's data sheets).

The total input capacitor ESR needs to be determined in order to calculate the power dissipation of the input capacitors:

$$\mathrm{ESR}_{\mathrm{CIN}} = \frac{\mathrm{ESR}_{\mathrm{CAP}}}{\mathrm{N}_{\mathrm{CIN}}},$$

where

 $ESR_{CIN} = total input capacitor ESR;$   $ESR_{CAP} = maximum ESR per capacitor (specified in manufacturer's data sheets);$  $N_{CIN} = number of input capacitors.$  Once the total ESR of the input capacitors is known, the input capacitor ripple voltage can be determined using the formula:

 $V_{CIN(RMS)} = I_{CIN(RMS)} \times ESR_{CIN}$ 

where

 $V_{CIN(RMS)}$  = input capacitor RMS voltage;  $I_{CIN(RMS)}$  = total input RMS current; ESR<sub>CIN</sub> = total input capacitor ESR.

The designer must determine the input capacitor power loss in order to ensure there isn't excessive power dissipation through these components. The following formula is used:

$$P_{CIN(RMS)} = I_{CIN(RMS)}^2 \times ESR_{CIN}$$

where

 $P_{CIN(RMS)}$  = input capacitor RMS power dissipation;  $I_{CIN(RMS)}$  = total input RMS current; ESR<sub>CIN</sub> = total input capacitor ESR.

#### Step 6: Selection of the Input Inductor

A CPU switching regulator, such as the one in a buck topology, must not disturb the primary +5V supply. One method of achieving this is by using an input inductor and a bypass capacitor. The input inductor isolates the +5V supply from the noise generated in the switching portion of the microprocessor buck regulator and also limits the inrush current into the input capacitors upon power up. The inductor's limiting effect on the input current slew rate becomes increasingly beneficial during load transients. The worst case is when the CPU load changes from no load to full load (load step), a condition under which the highest voltage change across the input capacitors is also seen by the input inductor. The inductor successfully blocks the ripple current while placing the transient current requirements on the input bypass capacitor bank, which has to initially support the sudden load change.

The minimum inductance value for the input inductor is therefore:

$$L_{\rm IN} = \frac{\Delta V}{(dI/dt)_{\rm MAX}}$$

where

L<sub>IN</sub> = input inductor value;

 $\Delta V$  = voltage seen by the input inductor during a full load swing;

 $(dI/dt)_{MAX}$  = maximum allowable input current slew rate (0.1A/ $\mu$ s for a Pentium® II power supply).

The designer must select the LC filter pole frequency so that at least 40dB attenuation is obtained at the regulator switching frequency. The LC filter is a double-pole network with a slope of -2, a roll-off rate of -40dB/dec, and a corner frequency:

$$f_{\rm C} = \frac{1}{2\pi \sqrt{\rm LC}},$$

where

L = input inductor;

C = input capacitor(s).

#### Step 7: Selection of the Switching FET

#### FET Basics

The use of the MOSFET as a power switch is propelled by two reasons: 1) Its very high input impedance; and 2) Its very fast switching times. The electrical characteristics of a MOS-FET are considered to be those of a perfect switch. Control and drive circuitry power is therefore reduced. Because the input impedance is so high, it is voltage driven. The input of the MOSFET acts as if it were a small capacitor, which the driving circuit must charge at turn on. The lower the drive impedance, the higher the rate of rise of V<sub>GS</sub>, and the faster the turn- on time. Power dissipation in the switching MOSFET consists of 1) conduction losses, 2) leakage losses, 3) turn-on switching losses, 4) turn-off switching losses, and 5) gate-transitions losses. The latter three losses are proportional to frequency. For the conducting power dissipation rms values of current and resistance are used for true power calculations. The fast switching speed of the MOSFET makes it indispensable for high-frequency power supply applications. Not only are switching power losses minimized, but also the maximum usable switching frequency is considerably higher. Switching time is independent of temperature. Also, at higher frequencies, the use of smaller and lighter components (transformer, filter choke, filter capacitor) reduces overall component cost while using less space for more efficient packaging at lower weight.

The MOSFET has purely capacitive input impedance. No DC current is required. It is important to keep in mind the drain current of the FET has a negative temperature coefficient. Increase in temperature causes higher on-resistance and greater leakage current. For switching circuits,  $V_{DS(ON)}$  should be low to minimize power dissipation at a given  $I_D$ , and  $V_{GS}$  should be high to accomplish this. MOSFET switching times are determined by device capacitance, stray capacitance, and the impedance of the gate drive circuit. Thus the gate driving circuit must have high momentary peak current sourcing and sinking capability for switching the MOSFET. The input capacitance also increase with increased device current rating.

Two considerations complicate the task of estimating switching times. First, since the magnitude of the input capacitance, C<sub>ISS</sub>, varies with V<sub>DS</sub>, the RC time constant determined by the gate-drive impedance and C<sub>ISS</sub> changes during the switching cycle. Consequently, computation of the rise time of the gate voltage by using a specific gatedrive impedance and input capacitance yields only a rough estimate. The second consideration is the effect of the "Miller" capacitance,  $C_{RSS}$ , which is referred to as  $C_{DG}$  in the following discussion. For example, when a device is on,  $V_{DS(ON)}$  is fairly small and  $V_{GS}$  is about 12V.  $C_{DG}$  is charged to  $V_{DS(ON)}$  –  $V_{GS}$ , which is a negative potential if the drain is considered the positive electrode. When the drain is "off", C<sub>DG</sub> is charged to quite a different potential. In this case the voltage across  $C_{DG}$  is a positive value since the potential from gate-to-source is near zero volts and  $V_{DS}$ is essentially the drain supply voltage. During turn-on and turn-off, these large swings in gate-to-drain voltage tax the current sourcing and sinking capabilities of the gate drive. In addition to charging and discharging C<sub>GS</sub>, the gate drive must also supply the displacement current required by

Applic  $C_{DG}(I_{GATE} = C_{dg} dV_{dg}/dt)$ . Unless the gate-drive

impedance is very low, the V<sub>GS</sub> waveform commonly plateaus during rapid changes in the drain-to-source voltage.

The most important aspect of FET performance is the Static Drain-To-Source On-Resistance ( $R_{DS(ON)}$ ), which effects regulator efficiency and FET thermal management requirements. The On-Resistance determines the amount of current a FET can handle without excessive power dissipation that may cause overheating and potentially catastrophic failure. As the drain current rises, especially above the continuous rating, the On-Resistance also increases. Its positive temperature coefficient is between +0.6% / C and +0.85% / C. The higher the On-Resistance the larger the conduction loss is. Additionally, the FET gate charge should be low in order to minimize switching losses and reduce power dissipation.

Both logic level and standard FETs can be used. The reference designs derive gate drive from the 12V supply, which is generally available in most computer systems and utilizes logic level FETs.

Voltage applied to the FET gates depends on the application circuit used. Both upper and lower gate driver outputs are specified to drive to within 1.5V of ground when in the low state and to within 2V of their respective bias supplies when in the high state. In practice, the FET gates will be driven rail-to-rail due to overshoot caused by the capacitive load they present to the controller IC.

#### Step 7a - Selection of the switching (upper) FET

The designer must ensure that the total power dissipation in the FET switch does not cause the power component's junction temperature to exceed 150°C.

The maximum RMS current through the switch can be determined by the following formula:

$$I_{RMS(H)} =$$

$$\sqrt{\frac{\left(I_{L(PEAK)}^{2} + \left(I_{L(PEAK)} \times I_{L(VALLEY)}\right) + I_{L(VALLEY)}^{2} \times D}{3}}$$

where

$$\begin{split} I_{RMS(H)} &= maximum \ switching \ MOSFET \ RMS \ current; \\ I_{L(PEAK)} &= inductor \ peak \ current; \\ I_{L(VALLEY)} &= inductor \ valley \ current; \\ D &= Duty \ Cycle. \end{split}$$

Once the RMS current through the switch is known, the switching MOSFET conduction losses can be calculated:

$$P_{RMS(H)} = I_{RMS(H)}^2 \times R_{DS(ON)}$$

where

 $P_{RMS(H)}$  = switching MOSFET conduction losses;

 $I_{RMS(H)}$  = maximum switching MOSFET RMS current;  $R_{DS(ON)}$  = FET drain-to-source on-resistance

The upper MOSFET switching losses are caused during MOSFET switch-on and switch-off and can be determined by using the following formula:

$$P_{SWH} = P_{SWH(ON)} + P_{SWH(OFF)}$$

$$= \frac{V_{IN} \times I_{OUT} \times (t_{RISE} + t_{FALL})}{6T},$$

where

 $\begin{array}{l} P_{SWH(ON)} = upper \ MOSFET \ switch-on \ losses; \\ P_{SWH(OFF)} = upper \ MOSFET \ switch-off \ losses; \\ V_{IN} = input \ voltage; \\ I_{OUT} = load \ current; \\ t_{RISE} = MOSFET \ rise \ time \ (from \ FET \ manufacturer's \ switching \ characteristics \ performance \ curve); \\ t_{FALL} = MOSFET \ fall \ time \ (from \ FET \ manufacturer's \ switching \ characteristics \ performance \ curve); \\ T = 1/F_{SW} = period. \end{array}$ 

The total power dissipation in the switching MOSFET can then be calculated as:

$$P_{HFET(TOTAL)} = P_{RMSH} + P_{SWH(ON)} + P_{SWH(OFF)}$$

where

 $P_{HFET(TOTAL)}$  = total switching (upper) MOSFET losses;  $P_{RMSH}$  = upper MOSFET switch conduction Losses;  $P_{SWH(ON)}$  = upper MOSFET switch-on losses;  $P_{SWH(OFF)}$  = upper MOSFET switch-off losses.

Once the total power dissipation in the switching FET is known, the maximum FET switch junction temperature can be calculated:

$$T_{J} = T_{A} + [P_{HFET(TOTAL)} \times R_{\theta JA}],$$

where

 $T_J = FET$  junction temperature;

 $T_A$  = ambient temperature;

 $P_{HFET(TOTAL)}$  = total switching (upper) FET losses;  $R_{\theta IA}$  = upper FET junction-to-ambient thermal resistance

#### Step 7b: Selection of the synchronous (lower) FET

The switch conduction losses for the lower FET can be calculated as follows:

$$P_{RMSL} = I_{RMS}^2 \times R_{DS(ON)} = [I_{OUT} \times \sqrt{(1 - D)}]^2 \times R_{DS(ON)},$$

where

 $P_{RMSL}$  = lower MOSFET conduction losses;  $I_{OUT}$  = load current; D = Duty Cycle;  $R_{DS(ON)}$  = lower FET drain-to-source on-resistance.

The synchronous MOSFET has no switching losses, except for losses in the internal body diode, because it turns on into near zero voltage conditions. The MOSFET body diode will conduct during the non-overlap time and the resulting power dissipation (neglecting reverse recovery losses) can be calculated as follows:

 $P_{SWL} = V_{SD} \times I_{LOAD} \times non-overlap time \times F_{SW}$ 

where

P<sub>SWL</sub> = lower FET switching losses;

V<sub>SD</sub> = lower FET source-to-drain voltage;

 $I_{LOAD} = load current$ 

Non-overlap time = GATE(L)-to-GATE(H) or GATE(H)to-GATE(L) delay (from CS51311 data sheet Electrical Characteristics section);

 $F_{SW}$  = switching frequency.

The total power dissipation in the synchronous (lower) MOSFET can then be calculated as:

$$P_{LFET(TOTAL)} = P_{RMSL} + P_{SWL}$$

where

 $P_{LFET(TOTAL)}$  = Synchronous (lower) FET total losses;  $P_{RMSL}$  = Switch Conduction Losses;  $P_{SWL}$  = Switching losses.

1<sub>SWL</sub> = Switching losses.

Once the total power dissipation in the synchronous FET is known the maximum FET switch junction temperature can be calculated:

$$\Gamma_{\rm J} = T_{\rm A} + [P_{\rm LFET(TOTAL)} \times R_{\theta \rm JA}],$$

where

 $T_{J}$  = MOSFET junction temperature;

 $T_A =$  ambient temperature;

 $P_{LFET(TOTAL)}$  = total synchronous (lower) FET losses;  $R_{\theta IA}$  = lower FET junction-to-ambient thermal resistance.

#### **Step 8: Control IC Power Dissipation**

The power dissipation of the IC varies with the MOSFETs used,  $V_{CC}$ , and the CS51311 operating frequency. The average MOSFET gate charge current typically dominates the control IC power dissipation.

The IC power dissipation is determined by the formula:

 $P_{\text{CONTROLIC}} = I_{\text{CC}}V_{\text{CC}} + P_{\text{GATE}(\text{H})} + P_{\text{GATE}(\text{L})}$ 

where

 $P_{CONTROLIC}$  = control IC power dissipation;  $I_{CC}$  = IC quiescent supply current;  $V_{CC}$  = IC supply voltage;

 $P_{GATE(H)} =$  upper MOSFET gate driver (IC) losses;

 $P_{GATE(L)} = lower MOSFET gate driver (IC) losses.$ 

The upper (switching) MOSFET gate driver (IC) losses are:

$$P_{GATE(H)} = Q_{GATE(H)} \times F_{SW} \times V_{GATE(H)}$$

where

$$\begin{split} P_{GATE(H)} &= upper \text{ MOSFET gate driver (IC) losses;} \\ Q_{GATE(H)} &= total upper \text{ MOSFET gate charge;} \\ F_{SW} &= switching frequency; \\ V_{GATE(H)} &= upper \text{ MOSFET gate voltage.} \end{split}$$

The lower (synchronous) MOSFET gate driver (IC) losses

are:

$$P_{GATE(L)} = Q_{GATE(L)} \times F_{SW} \times V_{GATE(L)},$$

#### where

P<sub>GATE(L)</sub> = lower MOSFET gate driver (IC) losses;

 $Q_{GATE(L)}$  = total lower MOSFET gate charge;

 $F_{SW}$  = switching frequency;

 $V_{GATE(L)} = lower MOSFET gate voltage.$ 

The junction temperature of the control IC is primarily a function of the PCB layout, since most of the heat is removed through the traces connected to the pins of the IC.

#### Step 9: Slope Compensation

Voltage regulators for today's advanced processors are expected to meet very stringent load transient requirements. One of the key factors in achieving tight dynamic voltage regulation is low ESR at the CPU input supply pins. Low ESR at the regulator output results in low output voltage ripple. The consequence is, however, that there's very little voltage ramp at the control IC feedback pin ( $V_{FB}$ ) and regulator sensitivity to noise and loop instability are two undesirable effects that can surface. The performance of the CS51311-based CPU  $V_{\text{CC}(\text{CORE})}$  regulator is improved when a fixed amount of slope compensation is added to the output of the PWM Error Amplifier (COMP pin) during the regulator Off-Time. Referring to Figure 11, the amount of voltage ramp at the COMP pin is dependent on the gate voltage of the lower (synchronous) FET and the value of resistor divider formed by R1and R2.

$$V_{\text{SLOPECOMP}} = V_{\text{GATE(L)}} \times \left(\frac{R2}{R1 + R2}\right) \times (1 - e^{\frac{-t}{\tau}}),$$

where

 $V_{SLOPECOMP}$  = amount of slope added;

V<sub>GATE(L)</sub> = lower MOSFET gate voltage;

R1, R2 = voltage divider resistors;

 $t = t_{OFF}$  (switch off-time);

 $\tau$  = RC constant determined by C1 and the parallel combination of R1, R2 (Figure 11), neglecting the low driver output impedance

The artificial voltage ramp created by the slope compensation scheme results in improved control loop stability provided that the RC filter time constant is smaller than the off-time cycle duration (time during which the lower MOS-FET is conducting).

#### **Step 10: Selection of Current Limit Filter Components**

The current limit filter is implemented by a  $0.1\mu$ F ceramic capacitor across and two  $510\Omega$  resistors in series with the V<sub>FB</sub> and V<sub>OUT</sub> current limit comparator input pins. They provide a time constant  $\tau = \text{RC} = 100\mu$ s, which enables the circuit to filter out noise and be immune to false triggering, caused by sudden and fast load changes. These load transients can have slew rates as high as  $20A/\mu$ s.

# "Droop" Resistor for Adaptive Voltage Positioning and Current Limit

Adaptive voltage positioning is used to help keep the output voltage within specification during load transients. To implement adaptive voltage positioning a "Droop Resistor" must be connected between the output inductor and output capacitors and load. This resistor carries the full load current and should be chosen so that both DC and AC tolerance limits are met. An embedded PC trace resistor has the distinct advantage of near zero cost implementation. However, this droop resistor can vary due to three reasons: 1) the sheet resistivity variation caused by variation in the thickness of the PCB layer; 2) the mismatch of L/W; and 3) temperature variation.

### 1) Sheet Resistivity

For one ounce copper, the thickness variation is typically

1.26 mil to 1.48 mil. Therefore the error due to sheet resistivity is:

$$\frac{1.48 - 1.26}{1.37} = \pm 8\%.$$

### 2) Mismatch due to L/W

The variation in L/W is governed by variations due to the PCB manufacturing process. The error due to L/W mismatch is typically 1%.

#### 3) Thermal Considerations

Due to  $I^2 \times R$  power losses the surface temperature of the droop resistor will increase causing the resistance to increase. Also, the ambient temperature variation will contribute to the increase of the resistance, according to the formula:

$$R = R_{20} \left[ 1 + \alpha_{20} (T - 20) \right]$$

where

 $R_{20}$  = resistance at 20°C;

$$\alpha = \frac{0.00393}{^{\circ}C}$$
;

T= operating temperature;

R = desired droop resistor value.

For temperature  $T = 50^{\circ}$ C, the % R change = 12%.

#### **Droop Resistor Tolerance**

Tolerance due to sheet resistivity variation	$\pm 8\%$
Tolerance due to L/W error	1%
Tolerance due to temperature variation	12%
Total tolerance for droop resistor	21%

In order to determine the droop resistor value the nominal voltage drop across it at full load has to be calculated. This voltage drop has to be such that the output voltage at full load is above the minimum DC tolerance spec:

$$V_{DROOP(TYP)} = \frac{V_{DAC(MIN)} - V_{DC(MIN)}}{1 + R_{DROOP(TOLERANCE)}}.$$

Example: for a 450MHz Pentium <sup>®</sup>II, the DC accuracy spec is  $1.93 < V_{CC(CORE)} < 2.07V$ , and the AC accuracy spec is  $1.9V < V_{CC(CORE)} < 2.1V$ . The CS51311 DAC output voltage is  $+2.001V < V_{DAC} < +2.049V$ . In order not to exceed the DC accuracy spec, the voltage drop developed across the resistor must be calculated as follows:

$$V_{DROOP(TYP)} = \frac{[V_{DAC(MIN)} - V_{DC (MIN)}]}{1 + R_{DROOP(TOLERANCE)}}$$
$$= \frac{+2.001V - 1.93V}{2} = 71 \text{mV}.$$

With the CS51311 DAC accuracy being 1%, the internal error amplifier's reference voltage is trimmed so that the output voltage will be 25mV high at no load. With no load, there is no DC drop across the resistor, producing an output voltage tracking the error amplifier output voltage, including the offset. When the full load current is delivered, a drop of -50mV is developed across the resistor.

1.21

Therefore, the regulator output is pre-positioned at 25mV above the nominal output voltage before a load turn-on. The total voltage drop due to a load step is  $\Delta V$ -25mV and the deviation from the nominal output voltage is 25mV smaller than it would be if there was no droop resistor. Similarly at full load the regulator output is pre-positioned at 25mV below the nominal voltage before a load turn-off. the total voltage increase due to a load turn-off is  $\Delta V$ -25mV and the deviation from the nominal output voltage is 25mV smaller than it would be if there was no droop resistor. This is because the output capacitors are pre-charged to a value that is either 25mV above the nominal output voltage before a load turn-off.

Obviously, the larger the voltage drop across the droop resistor (the larger the resistance), the worse the DC and load regulation, but the better the AC transient response.

#### **Current Limit**

The current limit setpoint has to be higher than the normal full load current. Attention has to be paid to the current rating of the external power components as these are the first to fail during an overload condition. The MOSFET continuous and pulsed drain current rating at a given case temperature has to be accounted for when setting the current limit trip point.

Temperature curves on MOSFET manufacturers' data sheets allow the designer to determine the MOSFET drain current at a particular  $V_{CS}$  and  $T_J$  (junction temperature). This, in turn, will assist the designer to set a proper current limit, without causing device breakdown during an overload condition.

Let's assume the full CPU load is 16A. The internal current sense comparator current limit voltage limits are:  $77mV < V_{TH} < 101mV$ . Also, there is a 21% total variation in R<sub>SENSE</sub> as discussed in the previous section.

We compute the value of the current sensing element (embedded PCB trace) for the minimum current limit setpoint:

$$R_{\text{SENSE(MIN)}} = R_{\text{SENSE(TYP)}} \times 0.79,$$

 $R_{SENSE(MAX)} = R_{SENSE(TYP)} \times 1.21,$ 

$$R_{\text{SENSE(MAX)}} = \frac{V_{\text{TH(MIN)}}}{I_{\text{CL(MIN)}}} = \frac{77\text{mV}}{16\text{A}} = 4.8\text{m}\Omega.$$

We select,

$$R_{\text{SENSE(TYP)}} = 3.3 \text{m}\Omega.$$

We calculate the range of load currents that will cause the internal current sense comparator to detect an overload condition.

#### Nominal Current Limit Setpoint

From the overcurrent detection data in the electrical characteristics table:

$$V_{TH(TYP)} = 86mV,$$

$$I_{CL(NOM)} = \frac{V_{TH(TYP)}}{R_{SENSE(NOM)}} = \frac{86mV}{3.3m\Omega} = 26A.$$

#### Maximum Current Limit Setpoint

From the overcurrent detection data in the electrical characteristics table:

$$V_{TH(MAX)} = 101 mV_{J}$$

$$I_{CL(MAX)} = \frac{V_{TH(MAX)}}{R_{SENSE(MIN)}} = \frac{V_{TH(MAX)}}{R_{SENSE(NOM)} \times 0.79}$$

$$=\frac{101 \text{mV}}{3.3 \text{m}\Omega \times 0.79} = 38.7 \text{A}$$

Therefore, the range of load currents that will cause the internal current sense comparator to detect an overload condition through a 3.2m $\Omega$  embedded PCB trace is: 19.3A < I<sub>CL</sub> < 38.7A, with 26A being the nominal overload condition.

#### **Design Rules for Using a Droop Resistor**

The basic equation for laying an embedded resistor is:

$$R_{AR} = \rho \times \frac{L}{A}$$
 or  $R = \rho \times \frac{L}{(W \times t)}$ 

where

A= W × t = cross-sectional area;  $\rho$ = the copper resistivity ( $\mu\Omega$ -mil); L= length (mils);

W = width (mils);

t = thickness (mils).

For most PCBs the copper thickness, t, is  $35\mu$ m (1.37 mils) for one ounce copper;  $\rho = 717.86\mu\Omega$ -mil.

For a CPU load of 16A the resistance needed to create a 50mV drop at full load is:

$$R_{DROOP} = \frac{50mV}{I_{OUT}} = \frac{50mV}{16A} = 3.1m\Omega.$$

The resistivity of the copper will drift with the temperature according to the following guidelines:

$$\label{eq:2.1} \begin{split} \Delta R &= 12\% \ @\ T_A = +50^\circ C; \\ \Delta R &= 34\% \ @\ T_A = +100^\circ C. \end{split}$$

#### Droop Resistor Length, Width, and Thickness

The minimum width and thickness of the droop resistor should primarily be determined on the basis of the currentcarrying capacity required, and the maximum permissible droop resistor temperature rise. PCB manufacturer design charts can be used in determining current- carrying capacity and sizes of etched copper conductors for various temperature rises above ambient.

For single conductor applications, such as the use of the droop resistor, PCB design charts show that for a droop resistor with a required current-carrying capacity of 16A,

and a  $45^{\circ}$ C temperature rise above ambient, the recommended cross section is 275 mil<sup>2</sup>.

$$W \times t = 275 \text{ mil}^2$$

where

W = droop resistor width;

t = droop resistor thickness.

For 1oz. copper, t= 1.37 mils, therefore W = 201 mils = 0.201 in.

$$\mathbf{R} = \boldsymbol{\rho} \times \frac{\mathbf{L}}{\mathbf{W} \times \mathbf{t}} ,$$

where

R = droop resistor value;

 $\rho = 0.71786 \text{m}\Omega$ -mil (1 oz. copper);

L = droop resistor length;

W = droop resistor width.

$$R_{DROOP} = 3.3m\Omega.$$

$$3.3\mathrm{m}\Omega = 0.71786\mathrm{m}\Omega\text{-mil} \times \frac{\mathrm{L}}{201 \text{ mils} \times 1.37 \text{ mils}}$$

Hence, L = 1265 mils = 1.265 in.

In layouts where it is impractical to lay out a droop resistor in a straight line 1265 mils long, the embedded PCB trace can be "snaked" to fit within the available space.

# **Thermal Management**

#### Thermal Considerations for Power MOSFETs

In order to maintain good reliability, the junction temperature of the semiconductor components should be kept to a maximum of 150°C or lower. The thermal impedance (junction to ambient) required to meet this requirement can be calculated as follows:

Thermal Impedance = 
$$\frac{I_{J(MAX)} - I_A}{Power}$$

A heatsink may be added to TO-220 components to reduce their thermal impedance. A number of PC board layout techniques such as thermal vias and additional copper foil area can be used to improve the power handling capability of surface mount components.

# **EMI Management**

As a consequence of large currents being turned on and off at high frequency, switching regulators generate noise as a consequence of their normal operation. When designing for compliance with EMI/EMC regulations, additional components may be added to reduce noise emissions. These components are not required for regulator operation and experimental results may allow them to be eliminated. CS51311

The input filter inductor may not be required because bulk filter and bypass capacitors, as well as other loads located on the board will tend to reduce regulator di/dt effects on the circuit board and input power supply. Placement of the power component to minimize routing distance will also help to reduce emissions.

# Layout Guidelines

When laying out the CPU buck regulator on a printed circuit board, the following checklist should be used to ensure proper operation of the CS51311.

1) Rapid changes in voltage across parasitic capacitors and abrupt changes in current in parasitic inductors are major concerns for a good layout.

2) Keep high currents out of sensitive ground connections.

3) Avoid ground loops as they pick up noise. Use star or single point grounding.

4) For high power buck regulators on double-sided PCBs a single ground plane (usually the bottom) is recommended.

5) Even though double sided PCBs are usually sufficient for a good layout, four-layer PCBs are the optimum approach to reducing susceptibility to noise. Use the two internal layers as the Power and Gnd planes, the top layer for the power connections, and component vias, and the bottom layer for noise sensitive traces.

6) Keep the inductor switching node small by placing the output inductor, switching and synchronous FETs close together.

7) The MOSFET gate traces to the IC must be as short, straight, and wide as possible.

8) Use fewer, but larger output capacitors, keep the capacitors clustered, and use multiple layer traces with heavy copper to keep the parasitic resistance low.

9) Place the switching MOSFET as close to the +5V input capacitors as possible.

10) Place the output capacitors as close to the load as possible.

11) Place the  $V_{FB}$ ,  $V_{OUT}$  filter resistors (510 $\Omega$ ) in series with the  $V_{FB}$  and  $V_{OUT}$  pins as close as possible to the pins.

12) Place the  $C_{OFF}$  and COMP capacitor as close as possible to the  $C_{OFF}$  and COMP pins.

13) Place the current limit filter capacitor between the  $V_{FB}$  and  $V_{OUT}$  pins, as close as possible to the pins.

14) Connect the filter components of the following pins:  $V_{FB}$ ,  $V_{OUT}$ ,  $C_{OFF}$ , and COMP to the Gnd pin with a single trace, and connect this local Gnd trace to the output capacitor Gnd.

15) The "Droop" Resistor (embedded PCB trace) has to be wide enough to carry the full load current.


16) Place the  $\rm V_{CC}$  by pass capacitor as close as possible to the IC.

# Package Specification

PACKAGE DIMENSIONS IN mm (INCHES)					
	D				
Lead Count	Metric		Eng	nglish	
	Max	Min	Max	Min	
14L SO Narrow	8.75	8.55	.344	.337	

# PACKAGE THERMAL DATA

Therma	l Data	14L SO Narrow	
$R_{\Theta JC}$	typ	30	°C/W
$R_{\Theta JA}$	typ	125	°C/W



Ordering Information				
Part Number	Description			
CS51311GD14	14L SO Narrow			
CS51311GDR14	14L SO Narrow (tape & reel)			

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.

Rev. 3/11/99

19