


FEATURES

- Drives LCD (TC7106) or LED (TC7107) Display Directly
- Guaranteed Zero Reading With Zero Input
- Low Noise for Stable Display
- Auto-Zero Cycle Eliminates Need for Zero Adjustment
- True Polarity Indication for Precision Null Applications
- Convenient 9 V Battery Operation (TC7106A)
- High Impedance CMOS Differential Inputs.... 10¹²Ω
 Differential Reference Inputs Simplify Ratiometric Measurements
- Low Power Operation 10mW

ORDERING INFORMATION




* "A" parts have an improved reference TC

Package Code (see below):

Package Code	Package	Pin Layout	Temperature Range
CKW	44-Pin PQFP	Formed Leads	0°C to +70°C
CLW	44-Pin PLCC	_	0°C to +70°C
CPL	40-Pin PDIP	Normal	0°C to +70°C
IPL	40-Pin PDIP	Normal	- 25°C to +85°C
IJL	40-Pin CerDIP	Normal	– 25°C to +85°C

AVAILABLE PACKAGES



GENERAL DESCRIPTION

The TC7106A and TC7107A 3-1/2 digit direct-display drive analog-to-digital converters allow existing 7106/7107 based systems to be upgraded. Each device has a precision reference with a 20ppm/°C max temperature coefficient. This represents a 4 to 7 times improvement over similar 3-1/2 digit converters. Existing 7106 and 7107 based systems may be upgraded without changing external passive component values. The TC7107A drives common anode light emitting diode (LED) displays directly with 8mA per segment. A low-cost, high-resolution indicating meter requires only a display, four resistors, and four capacitors. The TC7106A low power drain and 9V battery operation make it suitable for portable applications.

The TC7106A/TC7107A reduces linearity error to less than 1 count. Rollover error – the difference in readings for equal magnitude but opposite polarity input signals – is below ±1 count. High impedance differential inputs offer 1pA leakage current and a $10^{12}\Omega$ input impedance. The differential reference input allows ratiometric measurements for ohms or bridge transducer measurements. The $15\mu V_{P-P}$ noise performance guarantees a "rock solid" reading. The auto-zero cycle guarantees a zero display reading with a zero-volts input.




Figure 1. TC7106/A/7/A Typical Operating Circuit

TELCOM SEMICONDUCTOR, INC. Downloaded from <u>Eleodis.com</u> electronic components distributor

ABSOLUTE MAXIMUM RATINGS*

TC7106A

Supply Voltage (V ⁺ to V ⁻)
Package Power Dissipation (Note 2) ($T_A \le 70^{\circ}C$)
CerDIP2.29W
Plastic DIP1.23W
PLCC
PQFP1.00W
Operating Temperature
"C" Devices 0°C to +70°C
"I" Devices 25°C to +85°C
Storage Temperature – 65°C to +150°C
Lead Temperature (Soldering, 60 sec) 300°C

TC7107A Supply Volta

uppiy	Voltage	
V+	+6	V
V-		V

Analog Input Voltage (either input) (Note 1) V^+ to V^- Reference Input Voltage (either input) V^+ to V^-
Clock Input
Power Dissipation (Note 2) ($T_A \le 70^{\circ}C$)
40-Pin CerDIP Package2.29W
40-Pin Plastic DIP1.23W
44-Pin PLCC1.23W
44-Pin PQFP1.00W
Operating Temperature
"C" Devices0°C to +70°C
"I" Devices 25°C to +85°C
Storage Temperature – 65°C to +150°C
Lead Temperature (Soldering, 10 sec)+300°C

*Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (Note 3)

		TC7	TC7106/A & TC7107/A		
Parameters	Test Conditions	Min	Тур	Max	Unit
Zero Input Reading V _{IN} = 0.0 V Full-Scale = 200.0mV		- 000.0	±000.0	+000.0	Digital Reading
Ratiometric Reading	V _{IN} = V _{REF} V _{REF} = 100 mV	999	999/1000	1000	Digital Reading
Roll-Over Error (Difference in Reading for Equal Positive and Negative Reading Near Full-Scale) $V_{IN}^{+} = +V_{IN}^{+} \cong 200 \text{mV}$		- 1	±0.2	+1	Counts
Linearity (Max. Deviation From Best Straight Line Fit)	Full-Scale = 200mV or Full-Scale = 2.000 V	- 1	±0.2	+1	Counts
Common-Mode Rejection Ratio (Note 4)	$V_{CM} = \pm 1V$, $V_{IN} = 0V$, Full Scale = 200.0 mV		50	_	μV/V
Noise (Pk – Pk Value Not Exceeded 95% of Time)	V _{IN} = 0 V Full-Scale = 200.0mV	_	15	_	μV
Leakage Current @ Input	$V_{IN} = 0 V$		1	10	рА
Zero Reading Drift	$V_{IN} = 0 V$ "C" Device = 0°C to +70°C $V_{IN} = 0 V$	_	0.2	1	μV/°C
	"I" Device = -25° C to $+85^{\circ}$ C		1.0	2	μV/°C
Scale Factor Temperature Coefficient	V _{IN} = 199.0mV, "C" Device = 0°C to +70°C (Ext. Ref = 0ppm°C)	_	1	5	ppm/°C
	$V_{IN} = 199.0 \text{mV}$ "I" Device = - 25°C to +85°C	_	-	20	ppm/°C
Supply Current (Does Not Include LED Current For TC7107/A)	V _{IN} = 0	_	0.8	1.8	mA

ELECTRICAL CHARACTERISTICS (Cont.) (Note 3)

		TC7106/A & TC7107/A			
Parameters	Test Conditions	Min	Тур	Max	Unit
Analog Common Voltage25kΩ Between Common(With Respect to Pos. Supply)and Pos. Supply		2.7	3.05	3.35	V
Temp. Coeff. of 25kΩ Between Common Analog Common and Pos. Supply		7106A/7A	20	50	/°C
(With Respect to Pos. Supply)	$0^{\circ}C \le T_A \le +70^{\circ}C$ ("C", Commercial Temp. Range Devices)	7106/7	20 80	50	ppm/°C ppm/°C
Temp. Coeff. of Analog Common (With Respect to Pos. Supply)	25kΩ Between Common and Pos. Supply $- 25^{\circ}C \le T_A \le 85^{\circ}C$ ("I," Industrial Temp. Range Devices)	_	_	75	ppm/°C
TC7106A ONLY Pk – Pk Segment Drive Voltage (Note 5)	V^+ to $V^- = 9V$	4	5	6	V
TC7106A ONLY Pk – Pk Backplane Drive Voltage (Note 5)	V^+ to $V^- = 9V$	4	5	6	V
TC7107A ONLY Segment Sinking Current (Except Pin 19)	V ⁺ = 5.0V 19) Segment Voltage = 3V		8.0	-	mA
TC7107A ONLY Segment Sinking Current (Pin 19)			16	-	mA


NOTES: 1. Input voltages may exceed the supply voltages provided the input current is limited to $\pm 100 \mu A$.

2. Dissipation rating assumes device is mounted with all leads soldered to printed circuit board.

3. Unless otherwise noted, specifications apply to both the TC7106/A and TC7107/A at $T_A = 25^{\circ}C$, $f_{CLOCK} = 48$ kHz. Parts are tested in the circuit of Figure 1.

4. Refer to "Differential Input" discussion.

5. Backplane drive is in phase with segment drive for "OFF" segment, 180° out of phase for "ON" segment. Frequency is 20 times conversion rate. Average DC component is less than 50mV.



PIN DESCRIPTION

Pin No. 40-Pin PDIP (Normal)	Pin No. 40-Pin PDIP (Reverse)	Symbol	Description
1	(40)	V+	Positive supply voltage.
2	(39)	D ₁	Activates the D section of the units display.
3	(38)	C ₁	Activates the C section of the units display.
4	(37)	B ₁	Activates the B section of the units display.
5	(36)	A ₁	Activates the A section of the units display.
6	(35)	F ₁	Activates the F section of the units display.
7	(34)	G ₁	Activates the G section of the units display.
8	(33)	E ₁	Activates the E section of the units display.
9	(32)	D ₂	Activates the D section of the tens display.
10	(31)	C ₂	Activates the C section of the tens display.
11	(30)	B ₂	Activates the B section of the tens display.
12	(29)	A ₂	Activates the A section of the tens display.
13	(28)	F ₂	Activates the F section of the tens display.
14	(27)	E ₂	Activates the E section of the tens display.
15	(26)	D ₃	Activates the D section of the hundreds display.
16	(25)	B ₃	Activates the B section of the hundreds display.
17	(24)	F ₃	Activates the F section of the hundreds display.
18	(23)	E ₃	Activates the E section of the hundreds display.
19	(22)	AB ₄	Activates both halves of the 1 in the thousands display.
20	(21)	POL	Activates the negative polarity display.
21	(20)	BP GND	LCD Backplane drive output (TC7106A). Digital ground (TC7107A).
22	(19)	G ₃	Activates the G section of the hundreds display.
23	(18)	A ₃	Activates the A section of the hundreds display.
24	(17)	C ₃	Activates the C section of the hundreds display.
25	(16)	G ₂	Activates the G section of the tens display.
26	(15)	V-	Negative power supply voltage.
27	(14)	V _{INT}	Integrator output. Connection point for integration capacitor. See INTEGRATING CAPACITOR section for more details
28	(13)	VBUFF	Integration resistor connection. Use a $47k\Omega$ resistor for a 200mV full- scale range and a $470k\Omega$ resistor for 2V full-scale range.
29	(12)	C _{AZ}	The size of the auto-zero capacitor influences system noise. Use a 0.47μF capacitor for 200mV full scale, and a 0.047μF capacitor for 2V full scale. See Paragraph on AUTO-ZERO CAPACITOR for more details.
30	(11)	VīN	The analog LOW input is connected to this pin.
31	(10)	V İN	The analog HIGH input signal is connected to this pin.
32	(9)	ANALOG COMMON	This pin is primarily used to set the analog common-mode voltage for battery operation or in systems where the input signal is referenced to the power supply. It also acts as a reference voltage source. See paragraph on ANALOG COMMON for more details.
33	(8)	C _{REF}	See pin 34.
	(-/		

PIN DESCRIPTION (Cont.)

Pin No. 40-Pin PDIP (Normal)	Pin No. 40-Pin PDIP (Reverse)	Symbol	Description
34	(7)	C ⁺ _{REF}	A 0.1μ F capacitor is used in most applications. If a large common- mode voltage exists (for example, the V _{IN} pin is not at analog common), and a 200mV scale is used, a 1µF capacitor is recom- mended and will hold the roll-over error to 0.5 count.
35	(6)	V _{REF}	See pin 36.
36	(5)	V_{REF}^+	The analog input required to generate a full-scale output (1999 counts). Place 100mV between pins 35 and 36 for 199.9mV full-scale. Place 1V between pins 35 and 36 for 2V full scale. See paragraph on REFERENCE VOLTAGE.
37	(4)	Test	Lamp test. When pulled HIGH (to V ⁺) all segments will be turned on and the display should read –1888. It may also be used as a negative supply for externally-generated decimal points. See paragraph under TEST for additional information.
38	(3)	OSC ₃	See pin 40.
39	(2)	OSC ₂	See pin 40.
40	(1)	OSC1	Pins 40, 39, 38 make up the oscillator section. For a 48kHz clock (3 readings per section), connect pin 40 to the junction of a $100k\Omega$ resistor and a $100pF$ capacitor. The $100k\Omega$ resistor is tied to pin 39 and the $100pF$ capacitor is tied to pin 38.

GENERAL THEORY OF OPERATION DUAL SLOPE CONVERSION PRINCIPLES

(All Pin Designations Refer to the 40-Pin DIP)

The TC7106A and TC7107A are dual slope, integrating analog-to-digital converters. An understanding of the dual slope conversion technique will aid in following the detailed operation theory.


The conventional dual slope converter measurement cycle has two distinct phases:

- Input Signal Integration
- Reference Voltage Integration (Deintegration)

The input signal being converted is integrated for a fixed time period (T_{SI}). Time is measured by counting clock pulses. An opposite polarity constant reference voltage is then integrated until the integrator output voltage returns to zero. The reference integration time is directly proportional to the input signal (T_{RI}). (Figure 2A).

In a simple dual slope converter a complete conversion requires the integrator output to "ramp-up" and "ramp-down."

A simple mathematical equation relates the input signal, reference voltage and integration time:



where:

V_R = Reference Voltage

 T_{SI} = Signal Integration Time (Fixed)

 T_{RI} = Reference Voltage Integration Time (Variable)

For a constant $V_{\mbox{\scriptsize IN}}$:

$$V_{IN} = V_R \quad \frac{T_{RI}}{T_{SI}}$$




Figure 2A. Basic Dual Slope Converter

TELCOM SEMICONDUCTOR, INC.

3-188

The dual slope converter accuracy is unrelated to the integrating resistor and capacitor values as long as they are stable during a measurement cycle. An inherent benefit is noise immunity. Noise spikes are integrated or averaged to zero during the integration periods. Integrating ADCs are immune to the large conversion errors that plague successive approximation converters in high-noise environments. Interfering signals with frequency components at multiples of the averaging period will be attenuated. Integrating ADCs commonly operate with the signal integration period set to a multiple of the 50/60 Hz power line period. (Figure 2B)




Figure 2B. Normal-Mode Rejection of Dual Slope Converter

ANALOG SECTION

In addition to the basic signal integrate and deintegrate cycles discussed, the circuit incorporates an auto-zero cycle. This cycle removes buffer amplifier, integrator, and comparator offset voltage error terms from the conversion. A true digital zero reading results without adjusting external potentiometers. A complete conversion consists of three cycles: an auto-zero, signal-integrate and reference-integrate cycle.

Auto-Zero Cycle

During the auto-zero cycle the differential input signal is disconnected from the circuit by opening internal analog gates. The internal nodes are shorted to analog common (ground) to establish a zero-input condition. Additional analog gates close a feedback loop around the integrator and comparator. This loop permits comparator offset voltage error compensation. The voltage level established on C_{AZ} compensates for device offset voltages. The offset error referred to the input is less than $10\mu V$.

The auto-zero cycle length is 1000 to 3000 counts.

TELCOM SEMICONDUCTOR, INC.

Downloaded from Elcodis.com electronic components distributor

Signal Integrate Cycle

When the auto-zero loop is opened, the internal differential inputs connect to V_{IN}^+ and V_{IN}^- . The differential input signal is integrated for a fixed time period. The signal integration period is 1000 counts. The externally set clock frequency is divided by four before clocking the internal counters. The integration time period is:

$$T_{SI} = \frac{4}{f_{OSC}} \times 1000$$

where:

f_{OSC} = External Clock Frequency

The differential input voltage must be within the device common-mode range (1V of either supply) when the converter and measured system share the same power supply common (ground). If the converter and measured system do not share the same power supply common, $V_{\rm IN}$ should be tied to analog common.

Polarity is determined at the end of the signal integrate phase. The sign bit is a true polarity indication in that signals less than 1 LSB are correctly determined. This allows precision null detection, limited only by device noise and auto-zero residual offsets.


Reference Integrate Cycle

The final phase is reference integrate or de-integrate. V_{IN}^- is internally connected to analog common and V_{IN}^+ is connected across the previously charged reference capacitor. Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero. The time required for the output to return to zero is proportional to the input signal and is between 0 and 2000 counts. The digital reading displayed is:

1000 x
$$\frac{V_{IN}}{V_{REF}}$$

DIGITAL SECTION (TC7106A)

The TC7106A (Figure 3) contains all the segment drivers necessary to directly drive a 3 -1/2 digit liquid crystal display (LCD). An LCD backplane driver is included. The backplane frequency is the external clock frequency divided by 800. For three conversions/second the backplane frequency is 60Hz with a 5V nominal amplitude. When a segment driver is in phase with the backplane signal the segment is "OFF." An out of phase segment drive signal causes the segment to be "ON" or visible. This AC drive configuration results in negligible DC voltage across each LCD segment. This insures long LCD display life. The polarity segment driver is "ON" for negative analog inputs. If V_{IN}^{*} and V_{IN}^{-} are reversed, this indicator will reverse.





When the TEST pin on the TC7106A is pulled to V⁺, all segments are turned "ON." The display reads –1888. During this mode the LCD segments have a constant DC voltage impressed. DO NOT LEAVE THE DISPLAY IN THIS MODE FOR MORE THAN SEVERAL MINUTES! LCD displays may be destroyed if operated with DC levels for extended periods.

The display font and the segment drive assignment are shown in Figure 4.




Figure 4. Display Font and Segment Assignment

In the TC7106A, an internal digital ground is generated from a 6 volt zener diode and a large P channel source follower. This supply is made stiff to absorb the large capacitive currents when the backplane voltage is switched.

DIGITAL SECTION (TC7107A)

Figure 5 shows the TC7107A. It is designed to drive common anode LEDs. It is identical to the TC7106A except that the regulated supply and backplane drive have been eliminated and the segment drive is typically 8mA. The 1000's output (pin 19) sinks current from two LED segments, and has a 16mA drive capability.

In both devices, the polarity indication is "ON" for negative analog inputs. If V_{IN} and V_{IN}^+ are reversed, this indication can be reversed also, if desired.

The display font is the same as the TC7106A.

System Timing

The oscillator frequency is divided by 4 prior to clocking the internal decade counters. The three-phase measurement cycle takes a total of 4000 counts or 16000 clock pulses. The 4000 count cycle is independent of input signal magnitude.

Each phase of the measurement cycle has the following length:

• Auto-Zero Phase: 1000 to 3000 Counts

(4000 to 12000 Clock Pulses) For signals less than full-scale, the auto-zero phase is assigned the unused reference integrate time period. Signal Integrate: 1000 Counts (4000 Clock Pulses)
 This time period is fixed. The integration period is:

$$T_{SI} = 4000 \qquad \frac{1}{f_{OSC}}$$

Where f_{OSC} is the externally set clock frequency.

 Reference Integrate: 0 to 2000 Counts (0 to 8000 Clock Pulses)

The TC7106A/7107A are drop-in replacements for the 7106/7107 parts. External component value changes are not required to benefit from the low drift internal reference.

Clock Circuit

Three clocking methods may be used:

- 1. An external oscillator connected to pin 40.
- 2. A crystal between pins 39 and 40.
- 3. An R-C oscillator using all three pins.




Figure 6. Clock Circuits


COMPONENT VALUE SELECTION

Auto-Zero Capacitor – C_{AZ}

The C_{AZ} capacitor size has some influence on system noise. A 0.47 μ F capacitor is recommended for 200mV full-scale applications where 1 LSB is 100 μ V. A 0.047 μ F capacitor is adequate for 2.0V full-scale applications. A mylar dielectric capacitor is adequate.

Reference Voltage Capacitor – CREF

The reference voltage used to ramp the integrator output voltage back to zero during the reference-integrate cycle is stored on C_{REF} . A $0.1\mu F$ capacitor is acceptable when V_{IN}^- is tied to analog common. If a large common-mode voltage exists ($V_{REF}^- \neq$ analog common) and the application requires 200mV full-scale, increase C_{REF} to $1.0\,\mu F$. Rollover error will be held to less than 1/2 count. A mylar dielectric capacitor is adequate.



Integrating Capacitor – CINT

 $C_{\rm INT}$ should be selected to maximize the integrator output voltage swing without causing output saturation. Due to the TC7106A/7107A superior temperature coefficient specification, analog common will normally supply the differential voltage reference. For this case a $\pm 2V$ full-scale integrator output swing is satisfactory. For 3 readings/ second (f_{OSC} = 48kHz) a 0.22\muF value is suggested. If a different oscillator frequency is used, C_{INT} must be changed in inverse proportion to maintain the nominal ± 2 V integrator swing.

An exact expression for CINT is:

$$C_{INT} = \frac{(4000) \left(\frac{1}{f_{OSC}}\right) \left(\frac{V_{FS}}{R_{INT}}\right)}{V_{INT}}$$

Where:

C_{INT} must have low dielectric absorption to minimize rollover error. A polypropylene capacitor is recommended.

Integrating Resistor – RINT

The input buffer amplifier and integrator are designed with class A output stages. The output stage idling current is 100 μ A. The integrator and buffer can supply 20 μ A drive currents with negligible linearity errors. R_{INT} is chosen to remain in the output stage linear drive region but not so large that printed circuit board leakage currents induce errors. For a 200mV full-scale, R_{INT} is 47k Ω . 2.0V full-scale requires 470k Ω .

Component	Nominal Full-Scale Voltage		
Value	200.0mV	2.000V	
C _{AZ}	0.47µF	0.047µF	
R _{INT}	47kΩ	470kΩ	
C _{INT}	0.22µF	0.22µF	

Note:1. f_{OSC} = 48kHz (3 readings/sec)

Oscillator Components

 R_{OSC} (Pin 40 to Pin 39) should be 100k $\Omega.$ C_{OSC} is selected using the equation:

$$f_{OSC} = \frac{0.45}{RC}$$

For f_{OSC} of 48kHz, C_{OSC} is 100pF nominally.

Note that f_{OSC} is divided by four to generate the TC7106A internal control clock. The backplane drive signal is derived by dividing f_{OSC} by 800.

To achieve maximum rejection of 60Hz noise pickup, the signal-integrate period should be a multiple of 60Hz. Oscillator frequencies of 240kHz, 120kHz, 80kHz, 60kHz, 48kHz, 40kHz, etc. should be selected. For 50 Hz rejection, oscillator frequencies of 200kHz, 100kHz, 66 2/3kHz, 50kHz, 40kHz, etc. would be suitable. Note that 40kHz (2.5 readings/second) will reject both 50Hz and 60Hz.

Reference Voltage Selection

A full-scale reading (2000 counts) requires the input signal be twice the reference voltage.

Required Full-Scale Voltage*	V _{REF}
200.0mV	100.0mV
2.000V	1.000V
*) / 0) /	

 $* V_{FS} = 2 V_{REF}$

In some applications a scale factor other than unity may exist between a transducer output voltage and the required digital reading. Assume, for example, a pressure transducer output is 400mV for 2000 lb/in². Rather than dividing the input voltage by two the reference voltage should be set to 200mV. This permits the transducer input to be used directly.

The differential reference can also be used when a digital zero reading is required when V_{IN} is not equal to zero. This is common in temperature measuring instrumentation. A compensating offset voltage can be applied between analog common and V_{IN}^- . The transducer output is connected between V_{IN}^+ and analog common.

The internal voltage reference potential available at analog common will normally be used to supply the converter's reference. This potential is stable whenever the supply potential is greater than approximately 7V. In applications where an externally-generated reference voltage is desired, refer to Figure 7.




Figure 7. External Reference

DEVICE PIN FUNCTIONAL DESCRIPTION

Differential Signal Inputs

(V⁺_{IN} (Pin 31), V⁻_{IN} (Pin 30))

The TC7106A/7017A is designed with true differential inputs and accepts input signals within the input stage common mode voltage range (V_{CM}). The typical range is V⁺ –1.0 to V⁻+1 V. Common-mode voltages are removed from the system when the TC7106A/TC7107A operates from a battery or floating power source (isolated from measured system) and V_{IN} is connected to analog common (V_{COM}): See Figure 8.

In systems where common-mode voltages exist, the 86dB common-mode rejection ratio minimizes error. Common-mode voltages do, however, affect the integrator output level. Integrator output saturation must be prevented. A worst-case condition exists if a large positive V_{CM} exists in conjunction with a full-scale negative differential signal. The negative signal drives the integrator output positive along with V_{CM} (Figure 9). For such applications the integrator output swing can be reduced below the recommended 2.0V




Figure 9. Common-Mode Voltage Reduces Available Integrator Swing. (V_{COM} \neq V_{IN})

full-scale swing. The integrator output will swing within 0.3V of V⁺ or V⁻ without increasing linearity errors.

Differential Reference

(V⁺_{REF} (Pin 36), V_{REF} (Pin 35))

The reference voltage can be generated anywhere within the V⁺ to V⁻ power supply range.

To prevent rollover errors from being induced by large common-mode voltages, C_{REF} should be large compared to stray node capacitance.

The TC7106A/TC7107A circuits have a significantly lower analog common temperature coefficient. This gives a very stable voltage suitable for use as a reference. The temperature coefficient of analog common is 20ppm/°C typically.




Figure 8. Common-Mode Voltage Removed in Battery Operation with V_{IN} = Analog Common

Analog Common (Pin 32)

The analog common pin is set at a voltage potential approximately 3.0V below V⁺. The potential is guaranteed to be between 2.7V and 3.35 V below V⁺. Analog common is tied internally to the N channel FET capable of sinking 20mA. This FET will hold the common line at 3.0V should an external load attempt to pull the common line toward V⁺. Analog common source current is limited to 10 μ A. Analog common is therefore easily pulled to a more negative voltage (i.e., below V⁺ – 3.0V).

The TC7106A connects the internal V_{IN}^+ and V_{IN}^- inputs to analog common during the auto-zero cycle. During the reference-integrate phase, V_{IN}^- is connected to analog common. If V_{IN}^- is not externally connected to analog common, a common-mode voltage exists. This is rejected by the converter's 86dB common-mode rejection ratio. In battery operation, analog common and V_{IN}^- are usually connected, removing common-mode voltage concerns. In systems where V_{IN}^- is connected to the power supply ground or to a given voltage, analog common should be connected to V_{IN}^- .

The analog common pin serves to set the analog section reference or common point. The TC7106A is specifically designed to operate from a battery or in any measurement system where input signals are not referenced (float) with respect to the TC7106A power source. The analog common potential of V⁺ – 3.0V gives a 6 V end of battery life voltage. The common potential has a 0.001%/% voltage coefficient and a 15 Ω output impedance.

With sufficiently high total supply voltage (V⁺ – V⁻ > 7.0V) analog common is a very stable potential with excellent temperature stability—typically 20ppm/°C. This potential can be used to generate the reference voltage. An external voltage reference will be unnecessary in most cases because of the 50ppm/°C maximum temperature coefficient. See Internal Voltage Reference discussion.

Test (Pin 37)

The TEST pin potential is 5V less than V⁺. TEST may be used as the negative power supply connection for external CMOS logic. The TEST pin is tied to the internally generated negative logic supply (Internal Logic Ground) through a 500 Ω resistor in the TC7106A. The TEST pin load should be no more than 1mA.

If TEST is pulled to V⁺ all segments plus the minus sign will be activated. Do not operate in this mode for more than several minutes with the TC7106A. With TEST = V⁺ the LCD segments are impressed with a DC voltage which will destroy the LCD.

The TEST pin will sink about 10mA when pulled to V⁺.

Internal Voltage Reference Stability

The analog common voltage temperature stability has been significantly improved (Figure 10). The "A" version of the industry standard circuits allow users to upgrade old systems and design new systems without external voltage references. External R and C values do not need to be changed. Figure 11 shows analog common supplying the necessary voltage reference for the TC7106A/TC7107A.




Figure 10. Analog Common Temperature Coefficient




Figure 11. Internal Voltage Reference Connection

POWER SUPPLIES

The TC7107A is designed to work from \pm 5V supplies. However, if a negative supply is not available, it can be generated from the clock output with two diodes, two capacitors, and an inexpensive IC. (Figure 12)

In selected applications a negative supply is not required. The conditions to use a single +5V supply are:

- The input signal can be referenced to the center of the common-mode range of the converter.
- The signal is less than ±1.5V.
- An external reference is used.

The TSC7660 DC to DC converter may be used to generate -5 V from +5 V (Figure 13).




Figure 12. Generating Negative Supply From +5 V




Figure 13. Negative Power Supply Generation with TC7660

TC7107 Power Dissipation Reduction

The TC7107A sinks the LED display current and this causes heat to build up in the IC package. If the internal voltage reference is used, the changing chip temperature can cause the display to change reading. By reducing the LED common anode voltage the TC7107A package power dissipation is reduced.

Figure 14 is a photograph of a curve-tracer display showing the relationship between output current and output voltage for a typical TC7107CPL. Since a typical LED has 1.8 volts across it at 7mA, and its common anode is connected to +5V, the TC7107A output is at 3.2V (point A on Figure 13). Maximum power dissipation is 8.1mA x 3.2V x 24 segments = 622mW.

Notice, however, that once the TC7107A output voltage is above two volts, the LED current is essentially constant as output voltage increases. Reducing the output voltage by 0.7V (point B in Figure 14) results in 7.7mA of LED current, only a 5 percent reduction. Maximum power dissipation is only 7.7mA x 2.5 V x 24 = 462mW, a reduction of 26%. An output voltage reduction of 1 volt (point C) reduces LED current by 10% (7.3mA) but power dissipation by 38%! (7.3mA x 2.2V x 24 = 385mW).




Figure 14. TC7107A Output Current vs Output Voltage

Reduced power dissipation is very easy to obtain. Figure 15 shows two ways: either a 5.1 ohm, 1/4 watt resistor or a 1 Amp diode placed in series with the display (but not in series with the TC7107A). The resistor will reduce the TC7107A output voltage, when all 24 segments are "ON," to point "C" of Figure 14. When segments turn off, the output voltage will increase. The diode, on the other hand, will result in a relatively steady output voltage, around point "B."

In addition to limiting maximum power dissipation, the resistor reduces the change in power dissipation as the display changes. This effect is caused by the fact that, as

TELCOM SEMICONDUCTOR, INC.


3-196

fewer segments are "ON," each "ON" output drops more voltage and current. For the best case of six segments (a "111" display) to worst case (a "1888" display) the resistor will change about 230mW, while a circuit without the resistor will change about 470mW. Therefore, the resistor will reduce the effect of display dissipation on reference voltage drift by about 50%.

The change in LED brightness caused by the resistor is almost unnoticeable as more segments turn off. If display brightness remaining steady is very important to the designer, a diode may be used instead of the resistor.

Figure 15. Diode or Resistor Limits Package Power Dissipation

APPLICATIONS INFORMATION



APPLICATIONS INFORMATION

Liquid Crystal Display Sources

Several LCD manufacturers supply standard LCD displays to interface with the TC7106A 3-1/2 digit analog-todigital converter.

Manufacturer	Address/Phone	Part Numbers ¹
Crystaloid Electronics	5282 Hudson Dr. Hudson, OH 44236 216/655-2429	C5335, H5535, T5135, SX440
AND	720 Palomar Ave. Sunnyvale, CA 94086 408/523-8200	FE 0201,0701 FE 0203, 2201 FE 0501
Epson	3415 Kashikawa St. Torrance, CA 90505 213/534-0360	LD-B709BZ LD-H7992AZ
Hamlin, Inc.	612 E. Lake St. Lake Mills, WI 53551 414/648-2361	3902, 3933, 3903

Note: 1. Contact LCD manufacturer for full product listing/specifications.

Light Emitting Diode Display Sources

Several LED manufacturers supply seven segment digits with and without decimal point annunciators for the TC7107A.

Manufacturer	Address	Display Type
Hewlett-Packard Components	640 Page Mill Rd. Palo Alto, CA 94304	LED
AND	720 Palomar Ave. Sunnyvale, CA 94086	LED



Decimal Point and Annunciator Drive

The TEST pin is connected to the internally-generated digital logic supply ground through a 500 Ω resistor. The TEST pin may be used as the negative supply for external CMOS gate segment drivers. LCD display annunciators for decimal points, low battery indication, or function indication may be added without adding an additional supply. No more than 1mA should be supplied by the TEST pin: its potential is approximately 5V below V⁺.




Figure 16. Decimal Point Drive Using TEST as Logic Ground

Ratiometric Resistance Measurements

The true differential input and differential reference make ratiometric reading possible. Typically in a ratiometric operation, an unknown resistance is measured with respect to a known standard resistance. No accurately defined reference voltage is needed.

The unknown resistance is put in series with a known standard and a current passed through the pair. The voltage developed across the unknown is applied to the input and the voltage across the known resistor is applied to the reference input. If the unknown equals the standard, the display will read 1000. The displayed reading can be determined from the following expression:

Displayed Reading =
$$\frac{\text{R Unknown}}{\text{R Standard}}$$
 x 1000

The display will overrange for R Unknown \geq 2 x R standard.




Figure 17. Low Parts Count Ratiometric Resistance Measurement

TC7106 TC7106A TC7107 TC7107A




Figure 18. 3 1/2 Digit True RMS AC DMM




Figure 19. Temperature Sensor




Figure 20. Positive Temperature Coefficient Resistor Temperature Sensor

TELCOM SEMICONDUCTOR, INC. Downloaded from Elcodis.com electronic components distributor

TC7106 TC7106A TC7107 TC7107A




Figure 21. Integrated Circuit Temperature Sensor




Figure 22. TC7106A Using the Internal Reference: 200mV Full-Scale, 3 Readings-per-second (RPS).




Figure 23. TC7107A Internal Reference (200mV Full-Scale, 3RPS, V_{IN}^- Tied to GND for Single Ended Inputs).

TC7106 TC7106A TC7107 TC7107A




Figure 24. Circuit for Developing Underrange and Overrange Signals from TC7106A Outputs.




Figure 25. TC7106A/TC7107A: Recommended Component Values for 2.00V Full-Scale




Figure 26. TC7107A With a 1.2V External Band-Gap Reference. ($V_{\mbox{IN}}$ Tied to Common.)




Figure 27. TC7107A Operated from Single +5V Supply. An External Reference Must Be Used in This Application.