

3.3V-5V 1 Mbit (128Kb x8) TIMEKEEPER® SRAM

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, BATTERY, AND CRYSTAL
- BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES, and SECONDS
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V_{PFD} = Power-fail Deselect Voltage):
 - $M48T128Y: 4.1V \le V_{PFD} \le 4.5V$
 - $M48T128V: 2.7V \le V_{PFD} \le 3.0V$
- CONVENTIONAL SRAM OPERATION; UNLIMITED WRITE CYCLES
- SOFTWARE CONTROLLED CLOCK CALIBRATION for HIGH ACCURACY APPLICATIONS
- 10 YEARS of DATA RETENTION and CLOCK OPERATION in the ABSENCE of POWER
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 128K X 8 SRAMS
- SELF-CONTAINED BATTERY and CRYSTAL in DIP PACKAGE

Table 1. Signal Names

A0-A16	Address Inputs			
DQ0-DQ7	Data Inputs / Outputs			
Ē	Chip Enable Input			
G	Output Enable Input			
W	Write Enable Input			
Vcc	Supply Voltage			
V _{SS}	Ground			
NC	Not Connected Internally			





Figure 1. Logic Diagram



March 2000 1/14


Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit	
T _A	Ambient Operating Temperature		0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Of	-40 to 70	°C	
V _{IO}	Input or Output Voltages	-0.3 to V _{CC} +0.3	V	
Vcc	Supply Voltage	M48T128Y	-0.3 to 7.0	V
VCC	Supply voltage	-0.3 to 4.6	V	
Ιο	Output Current	20	mA	
P _D	Power Dissipation		1	W

Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

Figure 2. DIP Connections



DESCRIPTION

The M48T128Y/V TIMEKEEPER RAM is a 128Kb x 8 non-volatile static RAM and real time clock. The special DIP package provides a fully integrated battery back-up memory and real time clock solution. The M48T128Y/V directly replaces industry standard 128Kb x 8 SRAM.

It also provides the non-volatility of Flash without any requirement for special write timing or limitations on the number of writes that can be performed. The 32 pin 600 mil DIP Hybrid houses a controller chip, SRAM, quartz crystal, and a long life lithium button cell in a single package.

Figure 3 illustrates the static memory array and the quartz controlled clock oscillator. The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30, and 31 day months are made automatically. Byte 1FFF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting. The seven clock bytes (1FFFFh - 1FFF8h) are not the actual clock counters, they are memory locations consisting of BiPORT™ read/write memory cells within the static RAM array. The M48T128Y/V includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array. The M48T128Y/V also has its own Power-Fail Detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the TIMEKEEPER register data and external SRAM, providing data security in the midst of unpredictable system operation. As V_{CC} falls, the control circuitry automatically switches to the battery, maintaining data and clock operation until valid power is restored.

^{2.} Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

Table 3. Operating Modes (1)

Mode	V _{CC}	Ē	G	W	DQ0-DQ7	Power
Deselect		V _{IH}	Х	Х	High Z	Standby
Write	4.5V to 5.5V	V _{IL}	Х	V _{IL}	D _{IN}	Active
Read	or 3.0V to 3.6V	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	Active
Read		VIL	V _{IH}	V _{IH}	High Z	Active
Deselect	V _{SO} to V _{PFD} (min) (2)	Х	Х	Х	High Z	CMOS Standby
Deselect	≤ V _{SO} ⁽²⁾	Х	Х	Х	High Z	Battery Back-up Mode

Note: 1. X = V_{IH} or V_{IL}; V_{SO} = Battery Back-up Switchover Voltage.

2. See Table 7 for details.

READ MODE

The M48T128Y/V is in the Read Mode whenever \overline{W} (Write Enable) is high and \overline{E} (Chip Enable) is low. The unique address specified by the 17 Address Inputs defines which one of the 131,072 bytes of data is to be accessed.

Valid data will be available at the Data I/O pins within t_{AVQV} (Address Access Time) after the last address input signal is stable, providing the \overline{E} and \overline{G} access times are also satisfied. If the \overline{E} and \overline{G} access times are not met, valid data will be available after the latter of the Chip Enable Access Times (t_{ELQV}) or Output Enable Access Time (t_{GLQV}). The state of the eight three-state Data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for t_{AXQX} (Output Data Hold Time) but will go indeterminate until the next Address Access.

WRITE MODE


The M48T128Y/V is in the Write Mode whenever \overline{W} (Write Enable) and \overline{E} (Chip Enable) are low state after the address inputs are stable. The start of a write is referenced from the latter occurring falling edge of W or E. A write is terminated by the earlier rising edge of W or E. The addresses must be held valid throughout the cycle. E or W must return high for a minimum of tEHAX from Chip Enable or twhax from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid t_{DVWH} prior to the end of write and remain valid for twhox afterward. G should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on E and \overline{G} a low on \overline{W} will disable the outputs t_{WLOZ} after W falls.

Table 4. AC Measurement Conditions

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Load Circuit (2)




Note: 1. 50pF for M48T128V (3.3V).

Excluding open drain output pins.

DATA RETENTION MODE

With valid V_{CC} applied, the M48T128Y/V operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically deselect, write protecting itself when V_{CC} falls between V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance and all inputs are treated as "don't care".

Figure 4. Block Diagram



Note: A power failure during a write cycle may corrupt data at the current addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the memory will be in a write protected state, provided the V_{CC} fall time is not less than tr. The M48T128Y/V may respond to transient noise spikes on V_{CC} that cross into the deselect window during the time the device is sampling V_{CC}. Therefore, decoupling of the power supply lines is recommended. When V_{CC} drops below V_{SO}, the control circuit switches power to the internal battery, preserving data and powering the clock. The internal energy source will maintain data in the M48T128Y/V for an accumulated period of at least 10 years at room temperature. As system power rises above V_{SO}, the battery is disconnected, and the power supply is switched to external V_{CC}. Deselect continues for t_{REC} after V_{CC} reaches V_{PFD} (max).

CLOCK OPERATIONS

Reading the Clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIME-KEEPER cells in the RAM array are only data registers, and not the actual clock counters, updating the registers can be halted without disturbing the clock itself. Updating is halted when a '1' is written to the READ bit, D6 in the Control Register (1FFF8h). As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and time that were current at the moment the halt command was issued. All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating occurs 1 second after the READ bit is reset to a '0'.

Table 5. Capacitance ⁽¹⁾ (T_A = 25 °C, f = MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		20	pF
C _{IO} (2)	Input / Output Capacitance	V _{OUT} = 0V		20	pF

Note: 1. Effective capacitance measured with power supply at 5V.

2. Outputs deselected.

Table 6A. DC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}; V_{CC} = 4.5 \text{V to } 5.5 \text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±2	μΑ
I _{LO} ⁽¹⁾	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±2	μΑ
Icc	Supply Current	Outputs open		95	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		8	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		4	mA
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1mA	2.4		V

Note: 1. Outputs deselected.

Table 6B. DC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}; V_{CC} = 3.0 \text{V to } 3.6 \text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±2	μΑ
I _{LO} ⁽¹⁾	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±2	μΑ
Icc	Supply Current	Outputs open		50	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		4	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		3	mA
V _{IL}	Input Low Voltage		-0.3	0.4	٧
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
VoH	Output High Voltage	I _{OH} = -1mA	2.2		V

Note: 1. Outputs deselected.

Figure 5. Power Down/Up Mode AC Waveforms




Table 7. Power Down/Up Trip Points DC Characteristics $^{(1)}$ $(T_A=0\ to\ 70\ ^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit	
V_{PFD}	Device feil Decelect Veltere	M48T128Y	4.1	4.35	4.5	V
	Power-fail Deselect Voltage	2.7	2.9	3.0	V	
V _{SO}		M48T128Y		3.0		V
	Battery Back-up Switchover Voltage	M48T128V		V _{PFD} –100mV		V
t _{DR} (2)	Expected Data Retention Time		10			YEARS

Note: 1. All voltages referenced to V_{SS}.

At 25°C.

Table 8. Power Down/Up AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ }^{\circ}\text{C})$

Symbol	Parameter	Min	Max	Unit
t _F ⁽¹⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300		μs
t _{FB} (2)	V _{PFD} (min) to V _{SS} V _{CC} Fall Time	10		μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time	0		μs
t _{RB}	V _{SS} to V _{PFD} (min) V _{CC} Rise Time	1		μs
t _{REC}	V _{PFD} (max) to Inputs Recognized	40	200	ms

Note: 1. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 50µs after V_{CC} passes V_{PFD} (min).

2. V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

Table 9. Read Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ }^{\circ}\text{C})$

		M487	Γ128Y	M487	Γ128V	
Symbol	Parameter	-	70	-8	Unit	
		Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time	70		85		ns
t _{AVQV} (1)	Address Valid to Output Valid		70		85	ns
t _{ELQV} (1)	Chip Enable Low to Output Valid		70		85	ns
t _{GLQV} (1)	Output Enable Low to Output Valid		40		55	ns
t _{ELQX} (2)	Chip Enable Low to Output Transition	5		5		ns
t _{GLQX} (2)	Output Enable Low to Output Transition	5		5		ns
t _{EHQZ} (2)	Chip Enable High to Output Hi-Z		25	30		ns
t _{GHQZ} (2)	Output Enable High to Output Hi-Z		25		30	ns
t _{AXQX} (1)	Address Transition to Output Transition	10		5		ns

Note: 1. $C_L = 100 pF$ or 50pF (See Figure 3). 2. $C_L = 5pF$.

Figure 6. Address Controlled, Read Mode AC Waveforms




Table 10. Write Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \, ^{\circ}\text{C})$

		M48	T128Y	M487	Γ128V	
Symbol	Parameter	-	70		Unit	
		Min	Max	Min	Max	
t _{AVAV}	Write Cycle Time	70		85		ns
t _{AVWL}	Address Valid to Write Enable Low	0		0		ns
t _{AVEL}	Address Valid to Chip Enable Low	0		0		ns
t _{WLWH}	Write Enable Pulse Width	50		60		ns
tELEH	Chip Enable Low to Chip Enable High	55		65		ns
t _{WHAX}	Write Enable High to Address Transition	5		5		ns
t _{EHAX}	Chip Enable High to Address Transition	10		15		ns
t _{DVWH}	Input Valid to Write Enable High	30		35		ns
t _{DVEH}	Input Valid to Chip Enable High	30		35		ns
t _{WHDX}	Write Enable High to Input Transition	5		5		ns
tEHDX	Chip Enable High to Input Transition	10		15		ns
t _{WLQZ} (1, 2)	Write Enable Low to Output Hi-Z		25		30	ns
t _{AVWH}	Address Valid to Write Enable High	60		70		ns
t _{AVEH}	Address Valid to Chip Enable High	60		70		ns
t _{WHQX} (1, 2)	Write Enable High to Output Transition	5		5		ns


Note: 1. C_L = 5pF.
2. If \overline{E} goes low simultaneously with \overline{W} going low, the outputs remain in the high impedance state.

Setting the Clock


Bit D7 of the Control Register (1FFF8h) is the WRITE bit. Setting the WRITE bit to a '1', like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see Table 11). Resetting the WRITE bit to a '0' then transfers the values of all time registers 1FFFFh-1FFF9h to the actual TIMEKEEPER counters and allows normal operation to resume. After the WRITE bit is reset, the next clock update will occur one second later.

Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is located at Bit D7 within 1FFF9h. Setting it to a '1' stops the oscillator. The M48T128Y/V is shipped from STMicroelectronics with the STOP bit set to a '1'. When reset to a '0', the M48T128Y/ V oscillator starts after one second.










Figure 9. Chip Enable Controlled, Write AC Waveforms

CALIBRATING THE CLOCK

The M48T128Y/V is driven by a quartz controlled oscillator with a nominal frequency of 32,768Hz. The devices are factory calibrated at 25°C and tested for accuracy. Clock accuracy will not exceed 35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about ±1.53 minutes per month. When the Calibration circuit is properly employed, accuracy improves to better than +4 ppm at 25°C. The oscillation rate of crystals changes with temperature.

The M48T128Y/V design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 128 stage, as shown in Figure 10. The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down. The Calibration bits occupy the five lower order bits (D4-D0) in the Control Register 1FFF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125, 829, 120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly 32,768Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month. Figure 10 illustrates a TIME-KEEPER calibration waveform. One method is available for ascertaining how much calibration a given M48T128Y/V may require. This involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time.

Calibration values, including the number of seconds lost or gained in a given period, can be found in STMicroelectronics Application Note: TIME-KEEPER CALIBRATION. This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the Calibration byte. For example, a deviation of 21 seconds slow over a period of 30 days would indicate a –8 ppm oscillator frequency error, requiring a +2(WR100010) to be loaded into the Calibration Byte for correction.

Table 11. Register Map


Address		Da	ata	a			Function/Range			
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD F	ormat
1FFFFh		10 Years				Ye	ear		Year	00-99
1FFFEh	0	0	0	10 M.		Мо	nth		Month	01-12
1FFFDh	0	0	10 Date			Da	ite		Date	01-31
1FFFCh	0	0	0	0	0		Day		Day	01-07
1FFFBh	0	0	10 H	lours		Но	urs		Hour	00-23
1FFFAh	0	1	0 Minute	S		Min	utes		Minutes	00-59
1FFF9h	ST	1	0 Second	ds	Seconds				Seconds	00-59
1FFF8h	W	R	S		(Calibratio	ı		Control	

Keys: S = SIGN Bit R = READ Bit W = WRITE BitST = STOP Bit

0 = Must be set to zeroZ = '0' and are Read only

Y = '1' or '0'

Figure 10. Calibration Waveform




POWER SUPPLY DECOUPLING and UNDERSHOOT PROTECTION

Note: I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of $0.1\mu F$ is recommended in order to provide the needed filtering. In

addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC} , anode to V_{SS}). (Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount).

Table 12. Ordering Information Scheme



For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

Table 13. Revision History

Date	Revision Details				
June 1998	First Issue				
01/31/00	Calibrating The Clock Paragraph changed				
03/30/00	Storage Temperature changed (Table 2)				

Table 14. PMDIP32 - 32 pin Plastic Module DIP, Package Mechanical Data

Symbol	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А		9.27	9.52		0.365	0.375
A1		0.38	=		0.015	-
В		0.43	0.59		0.017	0.023
С		0.20	0.33		0.008	0.013
D		42.42	43.18		1.670	1.700
E		18.03	18.80		0.710	0.740
e1		2.29	2.79		0.090	0.110
e3		34.29	41.91		1.350	1.650
eA		14.99	16.00		0.590	0.630
L		3.05	3.81		0.120	0.150
S		1.91	2.79		0.075	0.110
N		32			32	

Figure 11. PMDIP32 - 32 pin Plastic Module DIP, Package Outline

A

A

A

A

D

N

D

D

Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

47/