

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4510B MSI BCD up/down counter**

Product specification  
File under Integrated Circuits, IC04

January 1995

**Philips  
Semiconductors**



**PHILIPS**

**BCD up/down counter****HEF4510B  
MSI****DESCRIPTION**

The HEF4510B is an edge-triggered synchronous up/down BCD counter with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input (CE), an asynchronous active HIGH parallel load input (PL), four parallel inputs ( $P_0$  to  $P_3$ ), four parallel outputs ( $O_0$  to  $O_3$ ), an active LOW terminal count output (TC), and an overriding asynchronous master reset input (MR).

Information on  $P_0$  to  $P_3$  is loaded into the counter while PL is HIGH, independent of all other input conditions except the MR input, which must be LOW. With PL LOW, the counter changes on the LOW to HIGH transition of CP if CE is LOW. UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, TC is LOW when  $O_0$  and  $O_3$  are HIGH and CE is LOW. When counting down, TC is LOW when  $O_0$  to  $O_3$  and CE are LOW. A HIGH on MR resets the counter ( $O_0$  to  $O_3$  = LOW) independent of all other input conditions.




Fig.1 Functional diagram.

- HEF4510BP(N): 16-lead DIL; plastic  
(SOT38-1)  
HEF4510BD(F): 16-lead DIL; ceramic (cerdip)  
(SOT74)  
HEF4510BT(D): 16-lead SO; plastic  
(SOT109-1)  
( ): Package Designator North America




Fig.2 Pinning diagram.

**PINNING**

PL	parallel load input (active HIGH)
$P_0$ to $P_3$	parallel inputs
$\overline{CE}$	count enable input (active LOW)
CP	clock pulse input (LOW to HIGH, edge triggered)
UP/DN	up/down count control input
MR	master reset input
TC	terminal count output (active LOW)
$O_0$ to $O_3$	parallel outputs

**FAMILY DATA,  $I_{DD}$  LIMITS category MSI**

See Family Specifications

## BCD up/down counter


HEF4510B  
MSI

Fig.3 Logic diagram (continued in Fig.4).

## BCD up/down counter


HEF4510B  
MSI

Fig.4 Logic diagram (continued from Fig.3).

## BCD up/down counter


HEF4510B  
MSI

## FUNCTION TABLE

MR	PL	UP/DN	CE	CP	MODE
L	H	X	X	X	parallel load
L	L	X	H	X	no change
L	L	L	L	/	count down
L	L	H	L	/	count up
H	X	X	X	X	reset

## Notes

1. H = HIGH state (the more positive voltage)
- L = LOW state (the less positive voltage)
- X = state is immaterial
- / = positive-going transition



Logic equation for terminal count:

$$\overline{TC} = \overline{\overline{CE}} \cdot \{ (UP/DN) \cdot O_0 \cdot O_3 + (\overline{UP/DN}) \cdot \overline{O_0} \cdot \overline{O_1} \cdot \overline{O_2} \cdot \overline{O_3} \}$$

## A.C. CHARACTERISTICS

 $V_{SS} = 0$  V;  $T_{amb} = 25$  °C; input transition times  $\leq 20$  ns

	$V_{DD}$ V	TYPICAL FORMULA FOR P ( $\mu$ W)	
Dynamic power dissipation per package (P)	5	$1000 f_i + \sum (f_o C_L) \times V_{DD}^2$	where
	10	$4500 f_i + \sum (f_o C_L) \times V_{DD}^2$	$f_i$ = input freq. (MHz)
	15	$11\ 200 f_i + \sum (f_o C_L) \times V_{DD}^2$	$f_o$ = output freq. (MHz)

$C_L$  = load capacitance (pF)  
 $\sum (f_o C_L)$  = sum of outputs  
 $V_{DD}$  = supply voltage (V)

## BCD up/down counter

HEF4510B  
MSI

## AC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ $\text{V}$	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays	CP $\rightarrow O_n$ HIGH to LOW	$t_{PHL}$		145	290 ns	118 ns + (0,55 ns/pF) $C_L$
				60	120 ns	49 ns + (0,23 ns/pF) $C_L$
				45	90 ns	37 ns + (0,16 ns/pF) $C_L$
	LOW to HIGH	$t_{PLH}$		155	310 ns	128 ns + (0,55 ns/pF) $C_L$
				65	130 ns	54 ns + (0,23 ns/pF) $C_L$
				45	90 ns	37 ns + (0,16 ns/pF) $C_L$
	CP $\rightarrow \overline{TC}$ HIGH to LOW	$t_{PHL}$		260	525 ns	233 ns + (0,55 ns/pF) $C_L$
				105	210 ns	94 ns + (0,23 ns/pF) $C_L$
				75	150 ns	67 ns + (0,16 ns/pF) $C_L$
	LOW to HIGH	$t_{PLH}$		180	360 ns	153 ns + (0,55 ns/pF) $C_L$
				75	150 ns	64 ns + (0,23 ns/pF) $C_L$
				55	115 ns	47 ns + (0,16 ns/pF) $C_L$
	PL $\rightarrow O_n$ HIGH to LOW	$t_{PHL}$		125	255 ns	98 ns + (0,55 ns/pF) $C_L$
				55	110 ns	44 ns + (0,23 ns/pF) $C_L$
				40	85 ns	32 ns + (0,16 ns/pF) $C_L$
	LOW to HIGH	$t_{PLH}$		170	340 ns	143 ns + (0,55 ns/pF) $C_L$
				70	140 ns	59 ns + (0,23 ns/pF) $C_L$
				50	105 ns	42 ns + (0,16 ns/pF) $C_L$
	PL $\rightarrow \overline{TC}$ HIGH to LOW	$t_{PHL}$		250	500 ns	223 ns + (0,55 ns/pF) $C_L$
				110	220 ns	99 ns + (0,23 ns/pF) $C_L$
				80	160 ns	72 ns + (0,16 ns/pF) $C_L$
	LOW to HIGH	$t_{PLH}$		250	500 ns	223 ns + (0,55 ns/pF) $C_L$
				110	220 ns	99 ns + (0,23 ns/pF) $C_L$
				80	160 ns	72 ns + (0,16 ns/pF) $C_L$
	$\overline{CE} \rightarrow \overline{TC}$ HIGH to LOW	$t_{PHL}$		165	330 ns	138 ns + (0,55 ns/pF) $C_L$
				65	135 ns	54 ns + (0,23 ns/pF) $C_L$
				50	100 ns	42 ns + (0,16 ns/pF) $C_L$
	LOW to HIGH	$t_{PLH}$		145	290 ns	118 ns + (0,55 ns/pF) $C_L$
				60	125 ns	49 ns + (0,23 ns/pF) $C_L$
				45	95 ns	37 ns + (0,16 ns/pF) $C_L$
	MR $\rightarrow O_n, \overline{TC}$ HIGH to LOW	$t_{PHL}$		205	405 ns	178 ns + (0,55 ns/pF) $C_L$
				65	130 ns	54 ns + (0,23 ns/pF) $C_L$
				45	85 ns	37 ns + (0,16 ns/pF) $C_L$
	MR $\rightarrow \overline{TC}$ LOW to HIGH	$t_{PLH}$		225	450 ns	198 ns + (0,55 ns/pF) $C_L$
				75	150 ns	64 ns + (0,23 ns/pF) $C_L$
				50	100 ns	42 ns + (0,16 ns/pF) $C_L$

## BCD up/down counter

HEF4510B  
MSI**AC CHARACTERISTICS** $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 



	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Output transition times HIGH to LOW	5	$t_{THL}$		60	120 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10			30	60 ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15			20	40 ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
	LOW to HIGH	$t_{TLH}$		60	120 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
				30	60 ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
				20	40 ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$

## BCD up/down counter

HEF4510B  
MSI

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Minimum clock pulse width; LOW	5		95	45	ns	
	10	$t_{WCPL}$	35	20	ns	
	15		25	15	ns	
Minimum PL pulse width; HIGH	5		105	55	ns	
	10	$t_{WPLH}$	45	25	ns	
	15		35	15	ns	
Minimum MR pulse width; HIGH	5		120	60	ns	
	10	$t_{WMRH}$	50	25	ns	
	15		40	20	ns	
Recovery time for MR	5		130	65	ns	
	10	$t_{RMR}$	45	20	ns	
	15		30	15	ns	
Recovery time for PL	5		150	75	ns	
	10	$t_{RPL}$	50	25	ns	
	15		30	15	ns	
$P_n \rightarrow PL$ $UP/\overline{DN} \rightarrow CP$ $\overline{CE} \rightarrow PL$	5		100	50	ns	see also waveforms Figs 6 and 7
	10	$t_{su}$	50	25	ns	
	15		40	20	ns	
	5		250	125	ns	
	10	$t_{su}$	100	50	ns	
	15		75	35	ns	
$P_n \rightarrow PL$ $UP/\overline{DN} \rightarrow CP$ $\overline{CE} \rightarrow CP$	5		120	60	ns	
	10	$t_{su}$	40	20	ns	
	15		25	10	ns	
	5		10	-40	ns	
	10	$t_{hold}$	5	-20	ns	
	15		0	-20	ns	
$P_n \rightarrow PL$ $UP/\overline{DN} \rightarrow CP$ $\overline{CE} \rightarrow CP$	5		35	-90	ns	
	10	$t_{hold}$	15	-35	ns	
	15		15	-25	ns	
	5		20	-40	ns	
	10	$t_{hold}$	5	-15	ns	
	15		5	-10	ns	
Maximum clock pulse frequency	5		5	10	MHz	
	10	$f_{max}$	12	24	MHz	
	15		17	34	MHz	

## BCD up/down counter

HEF4510B  
MSIFig.6 Waveforms showing minimum pulse width for CP, set-up and hold times for  $\overline{CE}$  to CP and UP/DN to CP.Fig.7 Waveforms showing minimum pulse width for PL and MR, recovery time for PL and MR and set-up and hold times for P<sub>n</sub> to PL.




Fig.8 Timing diagram.

BCD up/down counter

HEF4510B  
MSI

Philips Semiconductors

Product specification