

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4077B** **gates** Quadruple exclusive-NOR gate

Product specification  
File under Integrated Circuits, IC04



January 1995

# Quadruple exclusive-NOR gate


# HEF4077B gates

### DESCRIPTION

The HEF4077B provides the exclusive-NOR function. The outputs are fully buffered for best performance.



- HEF4077BP(N): 14-lead DIL; plastic (SOT27-1)
  - HEF4077BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)
  - HEF4077BT(D): 14-lead SO; plastic (SOT108-1)
- ( ): Package Designator North America



### TRUTH TABLE

A <sub>n</sub>	B <sub>n</sub>	O <sub>n</sub>
L	L	H
L	H	L
H	L	L
H	H	H

### Note

1. H = HIGH state (the more positive voltage)  
L = LOW state (the less positive voltage)

### FAMILY DATA, I<sub>DD</sub> LIMITS category GATES

See Family Specifications

## Quadruple exclusive-NOR gate

HEF4077B  
gates**AC CHARACTERISTICS**V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; C<sub>L</sub> = 50 pF; input transition times ≤ 20 ns

	V <sub>DD</sub> V	SYMBOL	TYP. MAX.			TYPICAL EXTRAPOLATION FORMULA	
Propagation delays A <sub>n</sub> , B <sub>n</sub> → O <sub>n</sub> HIGH to LOW	5	t <sub>PHL</sub>	75	150	ns	48 ns + (0,55 ns/pF) C <sub>L</sub>	
	10		35	70	ns	24 ns + (0,23 ns/pF) C <sub>L</sub>	
	15		30	55	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>	
	LOW to HIGH	5	t <sub>PLH</sub>	70	145	ns	43 ns + (0,55 ns/pF) C <sub>L</sub>
		10		30	60	ns	19 ns + (0,23 ns/pF) C <sub>L</sub>
		15		25	50	ns	17 ns + (0,16 ns/pF) C <sub>L</sub>
Output transition times HIGH to LOW	5	t <sub>THL</sub>	60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>	
	10		30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>	
	15		20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>	
	LOW to HIGH	5	t <sub>TLH</sub>	60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
		10		30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
		15		20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>

	V <sub>DD</sub> V	TYPICAL FORMULA FOR P(μW)	
Dynamic power dissipation per package (P)	5	850 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	where f <sub>i</sub> = input freq. (MHz) f <sub>o</sub> = output freq. (MHz) C <sub>L</sub> = load capacitance (pF) ∑ (f <sub>o</sub> C <sub>L</sub> ) = sum of outputs V <sub>DD</sub> = supply voltage (V)
	10	4 500 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	
	15	14 700 f <sub>i</sub> + ∑ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	