## INTEGRATED CIRCUITS

## DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# **74HC/HCT367**Hex buffer/line driver; 3-state

Product specification
File under Integrated Circuits, IC06

December 1990

Philips Semiconductors





## Hex buffer/line driver; 3-state

## 74HC/HCT367

#### **FEATURES**

- · Non-inverting outputs
- · Output capability: bus driver
- I<sub>CC</sub> category: MSI

The 74HC/HCT367 are hex non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable inputs  $(1\overline{OE}, 2\overline{OE})$ .

A HIGH on nOE causes the outputs to assume a high impedance OFF-state.

The "367" is identical to the "368" but has non-inverting outputs.

#### **GENERAL DESCRIPTION**

The 74HC/HCT367 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7.

#### **QUICK REFERENCE DATA**

 $GND = 0 \text{ V}; T_{amb} = 25 \, ^{\circ}\text{C}; t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYI	PICAL	UNIT	
STWIBOL	PARAIVIETER	CONDITIONS	нс	нст	ONII	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA to nY	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	8	11	ns	
C <sub>I</sub>	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per buffer	notes 1 and 2	30	32	pF	

#### **Notes**

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):
  - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:
  - f<sub>i</sub> = input frequency in MHz
  - $f_0$  = output frequency in MHz
  - $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$
  - $C_L$  = output load capacitance in pF
  - $V_{CC}$  = supply voltage in V
- 2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ 
  - For HCT the condition is  $V_I = GND$  to  $V_{CC} 1.5 \text{ V}$

#### **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".


## Hex buffer/line driver; 3-state


## 74HC/HCT367

## **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	1 <del>OE</del> , 2 <del>OE</del>	output enable inputs (active LOW)
2, 4, 6, 10, 12, 14	1A to 6A	data inputs
3, 5, 7, 9, 11, 13	1Y to 6Y	data outputs
8	GND	ground (0 V)
16	V <sub>CC</sub>	positive supply voltage








Downloaded from Elcodis.com electronic components distributor

## Hex buffer/line driver; 3-state

## 74HC/HCT367




## **FUNCTION TABLE**

INPU	JTS	OUTPUTS				
nOE	nA	nY				
L	L	L				
L	Н	Н				
Н	X	Z				

#### **Notes**

- 1. H = HIGH voltage level
  - L = LOW voltage level
  - X = don't care
  - Z = high impedance OFF-state



## Hex buffer/line driver; 3-state

74HC/HCT367

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

## **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL		74HC									WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORWIS
		min.	typ.	max.	min.	max.	min.	max.		(,,	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA to nY		28 10 8	95 19 16		120 24 20		145 29 25	ns	2.0 4.5 6.0	Fig.6
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time nOE to nY		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time nOE to nY		55 20 16	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.6

## Hex buffer/line driver; 3-state

74HC/HCT367

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
1 <del>OE</del>	1.00
2 <del>OE</del>	0.90
nA	1.00

## **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
SYMBOL		74HCT									WAVEFORMS
		+25			-40 to +85		-40 to +125		UNII	V <sub>CC</sub> (V)	WAVEFORWIS
		min.	typ.	max.	min.	max.	min.	max.		( )	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA to nY		14	25		31		38	ns	4.5	Fig.6
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time nOE to nY		16	35		44		53	ns	4.5	Fig.7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time nOE to nY		21	35		44		53	ns	4.5	Fig.7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig.6

## Hex buffer/line driver; 3-state

74HC/HCT367

#### **AC WAVEFORMS**





## **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".