## INTEGRATED CIRCUITS

## DATA SHEET

# FAMILY SPECIFICATIONS HCMOS family characteristics

March 1988

File under Integrated Circuits, IC06

Philips Semiconductors





## FAMILY SPECIFICATIONS

#### **GENERAL**

These family specifications cover the common electrical ratings and characteristics of the entire HCMOS 74HC/HCT/HCU family, unless otherwise specified in the individual device data sheet.

#### INTRODUCTION

The 74HC/HCT/HCU high-speed Si-gate CMOS logic family combines the low power advantages of the HE4000B family with the high speed and drive capability of the low power Schottky TTL (LSTTL).

The family will have the same pin-out as the 74 series and provide the same circuit functions.

In these families are included several HE4000B family circuits which do not have TTL counterparts, and some special circuits.

The basic family of buffered devices, designated as XX74HCXXXXX, will operate at CMOS input logic levels for high noise immunity, negligible typical quiescent supply and input current. It is operated from a power supply of 2 to 6 V.

A subset of the family, designated as XX74HCTXXXXX, with the same features and functions as the "HC-types", will operate at standard TTL power supply voltage (5 V  $\pm$  10%) and logic input levels (0.8 to 2.0 V) for use as pin-to-pin compatible CMOS replacements to reduce power consumption without loss of speed. These types are also suitable for converted switching from TTL to CMOS.

Another subset, the XX74HCUXXXXX, consists of single-stage unbuffered CMOS compatible devices for application in RC or crystal controlled oscillators and other types of feedback circuits which operate in the linear mode.

#### **HANDLING MOS DEVICES**

Inputs and outputs are protected against electrostatic effects in a wide variety of device-handling situations. However, to be totally safe, it is desirable to take handling precautions into account (see also "HANDLING PRECAUTIONS").

#### **RECOMMENDED OPERATING CONDITIONS FOR 74HC/HCT**

CVMDOL	DADAMETED		74HC	;		74HC	Т	LINUT	CONDITIONS	
SYMBOL	PARAMETER	min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS	
V <sub>CC</sub>	DC supply voltage	2.0	5.0	6.0	4.5	5.0	5.5	V		
VI	DC input voltage range	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V		
Vo	DC output voltage range	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V		
T <sub>amb</sub>	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC	
T <sub>amb</sub>	operating ambient temperature range	-40		+125	-40		+125	°C	CHAR. per device	
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times except for			1000					V <sub>CC</sub> = 2.0 V	
	Schmitt-trigger inputs		6.0	500		6.0	500	ns	V <sub>CC</sub> = 4.5 V	
				400					$V_{CC} = 6.0 \text{ V}$	

#### Note

1. For analog switches, e.g. "4016", "4051 series", "4351 series", "4066" and "4067", the specified maximum operating supply voltage is 10 V.

## **FAMILY SPECIFICATIONS**

#### **RECOMMENDED OPERATING CONDITIONS FOR 74HCU**

SYMBOL	PARAMETER		74HCI	J	UNIT	CONDITIONS
STIVIBUL	PARAMETER	min.	typ.	max.	UNIT	CONDITIONS
V <sub>CC</sub>	DC supply voltage	2.0	5.0	6.0	V	
VI	DC input voltage range	0		$V_{CC}$	V	
Vo	DC output voltage range	0		$V_{CC}$	V	
T <sub>amb</sub>	operating ambient temperature range	-40		+85	°C	see DC and AC
T <sub>amb</sub>	operating ambient temperature range	-40		+125	°C	CHAR. per device

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
V <sub>CC</sub>	DC supply voltage	-0.5	+7	V	
±I <sub>IK</sub>	DC input diode current		20	mA	for $V_1 < -0.5$ or $V_1 > V_{CC} + 0.5 \text{ V}$
±I <sub>OK</sub>	DC output diode current		20	mA	for $V_O < -0.5$ or $V_O > V_{CC} + 0.5$ V
±Ι <sub>Ο</sub>	DC output source or sink current				for $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$
	standard outputs		25	mA	
	bus driver outputs		35	mA	
±I <sub>CC</sub> ; ±I <sub>GND</sub>	DC V <sub>CC</sub> or GND current for types with:				
	standard outputs		50	mΑ	
	bus driver outputs		70	mA	
T <sub>stg</sub>	storage temperature range	-65	+150	°C	
P <sub>tot</sub>	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT/HCU
	plastic DIL		750	mW	above +70 °C: derate linearly with 12 mW/K
	plastic mini-pack (SO)		500	mW	above +70 °C: derate linearly with 8 mW/K

#### Note

1. For analog switches, e.g. "4016", "4051 series", "4351 series", "4066" and "4067", the specified maximum operating supply voltage is 11 V.

## **FAMILY SPECIFICATIONS**

#### **DC CHARACTERISTICS FOR 74HC**

Voltages are referenced to GND (ground = 0 V)

	T <sub>amb</sub> (°C)									TEST CONDITIONS			
CVMDOL	DADAMETER				74H0								
SYMBOL	PARAMETER		+25		−40 t	o +85	−40 t	o +125	UNIT	V <sub>CC</sub>	Vı	OTHER	
		min.	typ.	max.	min.	max.	min.	max.		(,,			
V <sub>IH</sub>	HIGH level input	1.5	1.2		1.5		1.5		V	2.0			
	voltage	3.15	2.4		3.15		3.15			4.5			
		4.2	3.2		4.2		4.2			6.0			
V <sub>IL</sub>	LOW level input		0.8	0.5		0.5		0.5	V	2.0			
	voltage		2.1	1.35		1.35		1.35		4.5			
			2.8	1.8		1.8		1.8		6.0			
V <sub>OH</sub>	HIGH level output	1.9	2.0		1.9		1.9		V	2.0	V <sub>IH</sub>	$-I_0 = 20 \mu A$	
	voltage	4.4	4.5		4.4		4.4			4.5	or	$-I_{O} = 20 \mu A$	
	all outputs	5.9	6.0		5.9		5.9			6.0	V <sub>IL</sub>	$-I_{O} = 20 \mu A$	
V <sub>OH</sub>	HIGH level output	3.98	4.32		3.84		3.7		V	4.5	V <sub>IH</sub>	$-I_{O} = 4.0 \text{ mA}$	
	voltage standard outputs	5.48	5.81		5.34		5.2			6.0	or V <sub>IL</sub>	$-I_{O} = 5.2 \text{ mA}$	
$V_{OH}$	HIGH level output	3.98	4.32		3.84		3.7		V	4.5	V <sub>IH</sub>	$-I_{O} = 6.0 \text{ mA}$	
	voltage bus driver outputs	5.48	5.81		5.34		5.2			6.0	or V <sub>IL</sub>	$-I_{O} = 7.8 \text{ mA}$	
$V_{OL}$	LOW level output		0	0.1		0.1		0.1	V	2.0	V <sub>IH</sub>	I <sub>O</sub> = 20 μA	
	voltage		0	0.1		0.1		0.1		4.5	or	I <sub>O</sub> = 20 μA	
	all outputs		0	0.1		0.1		0.1		6.0	V <sub>IL</sub>	$I_0 = 20 \mu A$	
$V_{OL}$	LOW level output		0.15	0.26		0.33		0.4	V	4.5	V <sub>IH</sub>	$I_0 = 4.0 \text{ mA}$	
	voltage standard outputs		0.16	0.26		0.33		0.4		6.0	or V <sub>IL</sub>	$I_{O} = 5.2 \text{ mA}$	
$V_{OL}$	LOW level output		0.15	0.26		0.33		0.4	V	4.5	V <sub>IH</sub>	$I_0 = 6.0 \text{ mA}$	
	voltage bus driver outputs		0.16	0.26		0.33		0.4		6.0	or V <sub>IL</sub>	I <sub>O</sub> = 7.8 mA	
$\pm I_{1}$	input leakage current			0.1		1.0		1.0	μΑ	6.0	V <sub>CC</sub>		
											or GND		
±I <sub>OZ</sub>	3-state OFF-state current			0.5		5.0		10.0	μΑ	6.0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	
I <sub>CC</sub>	quiescent supply current												
	SSI			2.0		20.0		40.0	μΑ	6.0	V <sub>CC</sub>	I <sub>O</sub> = 0	
	flip-flops			4.0		40.0		80.0		6.0	or	I <sub>O</sub> = 0	
	MSI			8.0		80.0		160.0		6.0	GND	I <sub>O</sub> = 0	
	LSI			50.0		500		1000		6.0		$I_O = 0$	

## **FAMILY SPECIFICATIONS**

#### **DC CHARACTERISTICS FOR 74HCT**

Voltages are referenced to GND (ground = 0 V)

				7	Γ <sub>amb</sub> (°	C)				TEST CONDITIONS			
OVMDOL	DADAMETED				74HC	Т							
SYMBOL	PARAMETER		+25		-40 t	to +85	-40 t	o +125	UNIT	V <sub>CC</sub>	Vı	OTHER	
		min.	typ.	max.	min.	max.	min.	max.		( ' /			
V <sub>IH</sub>	HIGH level input voltage	2.0	1.6		2.0		2.0		V	4.5 to 5.5			
V <sub>IL</sub>	LOW level input voltage		1.2	8.0		0.8		0.8	V	4.5 to 5.5			
V <sub>OH</sub>	HIGH level output voltage all outputs	4.4	4.5		4.4		4.4		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	-I <sub>O</sub> = 20 μA	
V <sub>OH</sub>	HIGH level output voltage standard outputs	3.98	4.32		3.84		3.7		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$-I_{O} = 4.0 \text{ mA}$	
V <sub>OH</sub>	HIGH level output voltage bus driver outputs	3.98	4.32		3.84		3.7		V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	$-I_{O} = 6.0 \text{ mA}$	
V <sub>OL</sub>	LOW level output voltage all outputs		0	0.1		0.1		0.1	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	Ι <sub>Ο</sub> = 20 μΑ	
V <sub>OL</sub>	LOW level output voltage standard outputs		0.15	0.26		0.33		0.4	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 4.0 mA	
V <sub>OL</sub>	LOW level output voltage bus driver outputs		0.16	0.26		0.33		0.4	V	4.5	V <sub>IH</sub> or V <sub>IL</sub>	I <sub>O</sub> = 6.0 mA	
±lı	input leakage current			0.1		1.0		1.0	μΑ	5.5	V <sub>CC</sub> or GND		
±I <sub>OZ</sub>	3-state OFF-state current			0.5		5.0		10.0	μΑ	5.5	V <sub>IH</sub> or V <sub>IL</sub>	$V_O = V_{CC}$ or GND per input pin; other inputs at $V_{CC}$ or GND; $I_O = 0$	
I <sub>CC</sub>	quiescent supply current										.,		
	SSI			2.0		20.0		40.0	μΑ	5.5	V <sub>CC</sub> or	$I_{O} = 0$	
	flip-flops MSI			4.0 8.0		40.0 80.0		80.0		5.5 5.5	GND	$I_0 = 0$	
	LSI			50.0		500		160.0		5.5		$I_{O} = 0$ $I_{O} = 0$	

## **FAMILY SPECIFICATIONS**

				1	Γ <sub>amb</sub> (°	C)	LINUT	TEST CONDITIONS				
SYMBOL	PARAMETER				74HC	Т						
STWIBOL	PARAMETER		+25		−40 t	o +85	-40 to	+125	UNIT	V <sub>CC</sub>	V <sub>I</sub>	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(-,		
Δl <sub>CC</sub>	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μА	4.5 to 5.5	V <sub>CC</sub> -2.1 V	other inputs at $V_{CC}$ or GND; $I_O = 0$

#### Note

1. The additional quiescent supply current per input is determined by the  $\Delta I_{CC}$  unit load, which has to be multiplied by the unit load coefficient as given in the individual data sheets. For dual supply systems the theoretical worst-case ( $V_I = 2.4 \text{ V}$ ;  $V_{CC} = 5.5 \text{ V}$ ) specification is:  $\Delta I_{CC} = 0.65 \text{ mA}$  (typical) and 1.8 mA (maximum) across temperature.

## **FAMILY SPECIFICATIONS**

#### DC CHARACTERISTICS FOR 74HCU

Voltages are referenced to GND (ground = 0 V)

					T <sub>amb</sub> (°	C)			TEST CONDITIONS			
CVMDOL	DADAMETER				74HC	U			UNIT			
SYMBOL	PARAMETER		+25		−40 t	o +85	−40 t	o +125	UNII	V <sub>CC</sub> (V)	Vı	OTHER
		min.	typ.	max.	min.	max.	min.	max.		(•)		
V <sub>IH</sub>	HIGH level input	1.7	1.4		1.7		1.7		٧	2.0		
	voltage	3.6	2.6		3.6		3.6			4.5		
		4.8	3.4		4.8		4.8			6.0		
V <sub>IL</sub>	LOW level input		0.6	0.3		0.3		0.3	٧	2.0		
	voltage		1.9	0.9		0.9		0.9		4.5		
			2.6	1.2		1.2		1.2		6.0		
V <sub>OH</sub>	HIGH level output	1.8	2.0		1.8		1.8		٧	2.0	$V_{IH}$	$-I_{O} = 20 \mu A$
	voltage	4.0	4.5		4.0		4.0			4.5	or	$-I_{O} = 20 \mu A$
		5.5	6.0		5.5		5.5			6.0	V <sub>IL</sub>	$-I_{O} = 20 \mu A$
V <sub>OH</sub>	HIGH level output	3.98	4.32		3.84		3.7		V	4.5	V <sub>CC</sub>	$-I_{O} = 4.0 \text{ mA}$
	voltage	5.48	5.81		5.34		5.2			6.0	or GND	$-I_{O} = 5.2 \text{ mA}$
V <sub>OL</sub>	LOW level output		0	0.2		0.2		0.2	V	2.0	$V_{IH}$	I <sub>O</sub> = 20 μA
	voltage		0	0.5		0.5		0.5		4.5	or	I <sub>O</sub> = 20 μA
			0	0.5		0.5		0.5		6.0	V <sub>IL</sub>	$I_0 = 20 \mu A$
$V_{OL}$	LOW level output		0.15	0.26		0.33		0.4	V	4.5	$V_{CC}$	$I_{O} = 4.0 \text{ mA}$
	voltage		0.16	0.26		0.33		0.4		6.0	or GND	$I_{O} = 5.2 \text{ mA}$
±l <sub>l</sub>	input leakage current			0.1		1.0		1.0	μΑ	6.0	V <sub>CC</sub> or GND	
I <sub>CC</sub>	quiescent supply current SSI			2.0		20.0		40.0	μА	6.0	V <sub>CC</sub> or GND	I <sub>O</sub> = 0

## **FAMILY SPECIFICATIONS**

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (°		TEST CONDITIONS				
SYMBOL	PARAMETER				74HC	UNIT		WAVEFORMS			
STWIBOL	PARAMETER		+25		-40 to +85		-40 to +125		UNII	V <sub>CC</sub>	WAVEFORWIS
		min.	typ.	max.	min.	max.	min.	max.		( ,	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19	75		95		110	ns	2.0	Figs 3 and 4
	standard outputs		7	15		19		22		4.5	
			6	13		16		19		6.0	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14	60		75		90	ns	2.0	Figs 3 and 4
	bus driver outputs		5	12		15		18		4.5	
			4	10		13		15		6.0	

#### **AC CHARACTERISTICS FOR 74HCU**

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF$ 

					T <sub>amb</sub> (°		TEST CONDITIONS				
SYMBOL	PARAMETER				74HC	U			UNIT		WAVEFORMS
STWIBOL	PARAMETER		+25		-40 to +85   -40 to			-40 to +125		V <sub>CC</sub> (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(-,	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19	75		95		110	ns	2.0	Fig.1
			7	15		19		22		4.5	
			6	13		16		19		6.0	

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER				74HC	UNIT		WAVEFORMS			
STWIBOL	PARAMETER		+25			-40 to +85   -40 to +12			UNIT	V <sub>CC</sub> (V)	WAVEFORING
		min.	typ.	max.	min.	max.	min.	max.		(- <i>)</i>	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time standard outputs		7	15		19		22	ns	4.5	Figs 8 and 9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time bus driver outputs		5	12		15		18	ns	4.5	Figs 8 and 9

## **FAMILY SPECIFICATIONS**

#### **HCU TYPES**

#### AC waveforms 74HCU






Fig.1 Input rise and fall times, transition times and propagation delays for combinatorial logic ICs.

#### Test circuit for 74HCU




#### **HC TYPES**

#### AC waveforms 74HC



#### AC waveforms 74HC




- (1) In Fig.4 the active transition of the clock is going from LOW-to-HIGH and the active level of the forcing signals (SET, RESET and PRESET) is HIGH. The actual direction of the transition of the clock input and the actual active levels of the forcing signals are specified in the individual device data sheet.
- (2) For AC measurements:  $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.


Fig.4 Set-up times, hold times, removal times, propagation delays and the maximum clock pulse frequency for sequential logic ICs.

## **FAMILY SPECIFICATIONS**

#### Test circuit for 74HC




#### AC waveforms 74HC (continued)



## **FAMILY SPECIFICATIONS**

#### Test circuit for 74HC



#### **Switch position**

TEST	SWITCH
t <sub>PZH</sub>	GND
t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub>	GND
t <sub>PLZ</sub>	V <sub>CC</sub>

#### Note

1. For open-drain N-channel outputs  $t_{PLZ}$  and  $t_{PZL}$  are applicable.


C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

 $R_T = {\rm termination} \ {\rm resistance} \ {\rm should} \ {\rm be} \ {\rm equal} \ {\rm to} \ {\rm the} \ {\rm output} \ {\rm impedance} \ Z_o \ {\rm of} \ {\rm the} \ {\rm pulse} \ {\rm generator}.$ 

Fig.7 Test circuit for 3-state outputs.

#### **HCT TYPES**


#### AC waveforms 74HCT



rig.o input rise and fair times, transition times and propagation delays for combinational rogic ros.

## **FAMILY SPECIFICATIONS**


#### **AC waveforms 74HCT**



- (1) In Fig.9 the active transition of the clock is going from LOW-to-HIGH and the active level of the forcing signals (SET, RESET and PRESET) is HIGH. The actual direction of the transition of the clock input and the actual active levels of the forcing signals are specified in the individual device data sheet.
- (2) For AC measurements:  $t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r$ ,  $t_f$  with 50% duty factor.

Fig.9 Set-up times, hold times, removal times, propagation delays and the maximum clock pulse frequency for sequential logic ICs.

#### Test circuit for 74HCT




C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

R<sub>T</sub> = termination resistance should be equal to the output impedance Z<sub>0</sub> of the pulse generator.


Fig.10 Test circuit.

## **FAMILY SPECIFICATIONS**

#### AC waveforms 74HCT (continued)



#### Test circuit for 74HCT



#### **Switch position**

TEST	SWITCH
t <sub>PZH</sub> t <sub>PZL</sub> t <sub>PHZ</sub> t <sub>PLZ</sub>	GND V <sub>CC</sub> GND V <sub>CC</sub>

#### Note

1. For open-drain N-channel outputs  $t_{\text{PLZ}}$  and  $t_{\text{PZL}}$  are applicable.

C<sub>L</sub> = load capacitance including jig and probe capacitance (see AC CHARACTERISTICS for values).

 $R_T = \mbox{termination resistance should be equal to the output impedance $Z_0$ of the pulse generator.$ 

Fig.12 Test circuit for 3-state outputs.

#### **FAMILY SPECIFICATIONS**

#### **DATA SHEET SPECIFICATION GUIDE**

#### INTRODUCTION

The 74HCMOS data sheets have been designed for ease-of-use. A minimum of cross-referencing for more information is needed.

#### TYPICAL PROPAGATION DELAY AND FREQUENCY

The typical propagation delays listed at the top of the data sheets are the average of  $t_{PLH}$  and  $t_{PHL}$  for the longest data path through the device with a 15 pF load.

For clocked devices, the maximum frequency of operation is also given. The typical operating frequency is the maximum device operating frequency with a 50% duty factor and no constraints on  $t_{\rm f}$  and  $t_{\rm f}$ .

#### **LOGIC SYMBOLS**

Two logic symbols are given for each device - the conventional one (Logic Symbol) which explicitly shows the internal logic (except for complex logic) and the IEC Logic Symbol as developed by the IEC (International Electrotechnical Commission).

The IEC has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic current to each output without explicitly showing the internal logic.

Internationally, Working Group 2 of IEC Technical Committee TC-3 has prepared a new document (Publication 617-12) which supersedes Publication 117-15, published in 1972.

#### **RATINGS**

The "RATINGS" table (Limiting values in accordance with the Absolute Maximum System - IEC134) lists the maximum limits to which the device can be subjected without damage. This doesn't imply that the device will function at these extreme conditions, only that, when these conditions are removed and the device operated within the Recommended Operating Conditions, it will still be functional and its useful life won't have been shortened.

The maximum rated supply voltage of 7 V is well below the typical breakdown voltage of 18 V.

#### RECOMMENDED OPERATING CONDITIONS

The "RECOMMENDED OPERATING CONDITIONS" table lists the operating ambient temperature and the

conditions under which the limits in the "DC CHARACTERISTICS" and "AC CHARACTERISTICS" tables will be met. The table should not be seen as a set of limits guaranteed by the manufacturer, but as the conditions used to test the devices and guarantee that they will then meet the limits in the DC and AC CHARACTERISTICS tables.

#### DC CHARACTERISTICS

The "DC CHARACTERISTICS" table reflects the DC limits used during testing. The values published are guaranteed.

The threshold values of  $V_{IH}$  and  $V_{IL}$  can be tested by the user. If V<sub>IH</sub> and V<sub>IL</sub> are applied to the inputs, the output voltages will be those published in the "DC CHARACTERISTICS" table. There is a tendency, by some, to use the published  $V_{IH}$  and  $V_{IL}$  thresholds to test a device for functionality in a "function-table exercizer" mode. This frequently causes problems because of the noise present at the test head of automated test equipment with cables up to 1 metre. Parametric tests, such as those used for the output levels under the VIH and V<sub>II</sub> conditions are done fairly slowly, in the order of milliseconds, so that there is no noise at the inputs when the outputs are measured. But in functionality testing, the outputs are measured much faster, so there can be noise on the inputs, before the device has assumed its final and correct output state. Thus, never use VIH and VIL to test the functionality of any HCMOS device type; instead, use input voltages of V<sub>CC</sub> (for the HIGH state) and 0 V (for the LOW state). In no way does this imply that the devices are noise-sensitive in the final system.

In the data sheets, it may appear strange that the typical  $V_{IL}$  is higher than the maximum  $V_{IL}$ . However, this is because  $V_{ILmax}$  is the maximum  $V_{IL}$  (guaranteed) for all devices that will be recognized as a logic LOW. However, typically a **higher**  $V_{IL}$  will also be recognized as a logic LOW. Conversely, the typical  $V_{IH}$  is lower than its minimum guaranteed level.

For 74HCMOS, unlike TTL, no output HIGH short-circuit current is specified. The use of this current, for example, to calculate propagation delays with capacitive loads, is covered by the HCMOS graphs showing the output drive capability and those showing the dependence of propagation delay on load capacitance.

The quiescent supply current  $I_{CC}$  is the leakage current of all the reversed-biased diodes and the OFF-state MOS transistors. It is measured with the inputs at  $V_{CC}$  or GND and is typically a few nA.

#### **FAMILY SPECIFICATIONS**

#### **AC CHARACTERISTICS**

The "AC CHARACTERISTICS" table lists the guaranteed limits when a device is tested under the conditions given in the AC Test Circuits and Waveforms section.

#### **TEST CIRCUITS**

Good high-frequency wiring practices should be used in test circuits. Capacitor leads should be as short as possible to minimize ripples on the output waveform transitions and undershoot. Generous ground metal (preferably a ground-plane) should be used for the same reasons. A V<sub>CC</sub> decoupling capacitor should be provided at the test socket, also with short leads. Input signals should have rise and fall times of 6 ns, a signal swing of 0 V to V<sub>CC</sub> for 74HC and 0 V to 3 V for 74HCT; a 1.0 MHz square wave is recommended for most propagation delay tests. The repetition rate must be increased for testing f<sub>max</sub>. Two pulse generators are usually required for testing such parameters as set-up time, hold time and removal time. f<sub>max</sub> is also tested with 6 ns input rise and fall times, with a 50% duty factor, but for typical f<sub>max</sub> as high as 60 MHz, there are no constraints on rise and fall times.

#### **FAMILY SPECIFICATIONS**

## DEFINITIONS OF SYMBOLS AND TERMS USED IN HCMOS DATA SHEETS

#### **Currents**

Positive current is defined as conventional current flow into a device.

Negative current is defined as conventional current flow out of a device.

- I<sub>CC</sub> Quiescent power supply current; the current flowing into the V<sub>CC</sub> supply terminal.
- $\Delta I_{CC}$  Additional quiescent supply current per input pin at a specified input voltage and  $V_{CC}$ .
- I<sub>GND</sub> Quiescent power supply current; the current flowing into the GND terminal.
- Input leakage current; the current flowing into a device at a specified input voltage and V<sub>CC</sub>.
- Input diode current; the current flowing into a device at a specified input voltage.
- I<sub>O</sub> Output source or sink current: the current flowing into a device at a specified output voltage.
- I<sub>OK</sub> Output diode current; the current flowing into a device at a specified output voltage.
- I<sub>OZ</sub> OFF-state output current; the leakage current flowing into the output of a 3-state device in the OFF-state, when the output is connected to V<sub>CC</sub> or GND.
- $I_{\rm S}$  Analog switch leakage current; the current flowing into an analog switch at a specified voltage across the switch and  $V_{\rm CC}$ .

#### **Voltages**

All voltages are referenced to GND (ground), which is typically 0 V.

- GND Supply voltage; for a device with a single negative power supply, the most negative power supply, used as the reference level for other voltages; typically ground.
- V<sub>CC</sub> Supply voltage; the most positive potential on the device.
- $V_{EE}$  Supply voltage; one of two (GND and  $V_{EE}$ ) negative power supplies.
- V<sub>H</sub> Hysteresis voltage; difference between the trigger levels, when applying a positive and a negative-going input signal.
- V<sub>IH</sub> HIGH level input voltage; the range of input voltages that represents a logic HIGH level in the system.

- V<sub>IL</sub> LOW level input voltage; the range of input voltages that represents a logic LOW level in the system.
- V<sub>OH</sub> HIGH level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a HIGH level at the output.
- V<sub>OL</sub> LOW level output voltage; the range of voltages at an output terminal with a specified output loading and supply voltage. Device inputs are conditioned to establish a LOW level at the output.
- V<sub>T+</sub> Trigger threshold voltage; positive-going signal.
- V<sub>T</sub>— Trigger threshold voltage; negative-going signal.

#### **Analog terms**

- R<sub>ON</sub> ON-resistance; the effective ON-state resistance of an analog switch, at a specified voltage across the switch and output load.
- $\begin{array}{lll} \Delta R_{ON} & \Delta ON\text{-resistance}; \text{ the difference in} \\ & ON\text{-resistance between any two switches of an} \\ & \text{analog device at a specified voltage across the} \\ & \text{switch and output load}. \end{array}$

#### Capacitances

- C<sub>I</sub> Input capacitance; the capacitance measured at a terminal connected to an input of a device.
- C<sub>I/O</sub> Input/Output capacitance; the capacitance measured at a terminal connected to an I/O-pin (e.g. a transceiver).
- C<sub>L</sub> Output load capacitance; the capacitance connected to an output terminal including jig and probe capacitance.
- C<sub>PD</sub> Power dissipation capacitance; the capacitance used to determine the dynamic power dissipation per logic function, when no extra load is provided to the device.
- C<sub>S</sub> Switch capacitance; the capacitance of a terminal to a switch of an analog device.

#### **FAMILY SPECIFICATIONS**

#### AC switching parameters

- f<sub>i</sub> Input frequency; for combinatorial logic devices the maximum number of inputs and outputs switching in accordance with the device function table. For sequential logic devices the clock frequency using alternate HIGH and LOW for data input or using the toggle mode, whichever is applicable.
- f<sub>o</sub> Output frequency; each output.
- $f_{max}$  Maximum clock frequency; clock input waveforms should have a 50% duty factor and be such as to cause the outputs to be switching from  $10\%V_{CC}$  to  $90\%V_{CC}$  in accordance with the device function table.
- th Hold time; the interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their continued recognition. A negative hold time indicates that the correct logic level may be released prior to the timing pulse and still be recognized.
- $t_r$ , Clock input rise and fall times; 10% and 90%  $t_f$  values.
- t<sub>PHL</sub> Propagation delay; the time between the specified reference points, normally the 50% points for 74HC and 74HCU devices on the input and output waveforms and the 1.3 V points for the 74HCT devices, with the output changing from the defined HIGH level to the defined LOW level.
- t<sub>PLH</sub> Propagation delay; the time between the specified reference points, normally the 50% points for 74HC and 74HCU devices on the input and output waveforms and the 1.3 V point for the 74HCT devices, with the output changing from the defined LOW level to the defined HIGH level.
- t<sub>PHZ</sub> 3-state output disable time; the time between the specified reference points, normally the 50% points for the 74HC and 74HCU devices and the 1.3 V points for the 74HCT devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a HIGH level (V<sub>OH</sub>) to a high impedance OFF-state (Z).

- t<sub>PLZ</sub> 3-state output disable time; the time between the specified reference points, normally the 50% points for the 74HC devices and the 1.3 V points for the 74HCT devices on the output enable input voltage waveform and a point representing 10% of the output swing on the output voltage waveform of a 3-state device, with the output changing from a LOW level (V<sub>OL</sub>) to a high impedance OFF-state (Z).
- t<sub>PZH</sub> 3-state output enable time; the time between the specified reference points, normally the 50% points for the 74HC devices and 1.3 V points for the 74HCT devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a HIGH level (V<sub>OH</sub>).
- t<sub>PZL</sub> 3-state output enable time; the time between the specified reference points, normally the 50% points for the 74HC devices and the 1.3 V points for the 74HCT devices on the output enable input voltage waveform and the 50% point on the output voltage waveform of a 3-state device, with the output changing from a high impedance OFF-state (Z) to a LOW level (V<sub>OL</sub>).
- t<sub>rem</sub> Removal time; the time between the end of an overriding asynchronous input, typically a clear or reset input, and the earliest permissible beginning of a synchronous control input, typically a clock input, normally measured at the 50% points for 74HC devices and the 1.3 V points for the 74HCT devices on both input voltage waveforms.
- t<sub>su</sub>
  Set-up time; the interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure their recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.

## **FAMILY SPECIFICATIONS**

- t<sub>THL</sub> Output transition time; the time between two specified reference points on a waveform, normally 90% and 10% points, that is changing from HIGH-to-LOW.
- t<sub>THL</sub> Output transition time; the time between two specified reference points on a waveform, normally 10% and 90% points, that is changing from LOW-to-HIGH.
- t<sub>W</sub> Pulse width; the time between the 50% amplitude points on the leading and trailing edges of a pulse for 74HC and 74HCU devices and at the 1.3 V points for 74HCT devices.