

HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS

IDT71321SA/LA IDT71421SA/LA

FEATURES:

- High-speed access
 - -Commercial: 20/25/35/45/55ns (max.)
- Low-power operation
 - —IDT71321/IDT71421SA Active: 550mW (typ.) Standby: 5mW (typ.)
 - —IDT71321/421LA Active: 550mW (typ.) Standby: 1mW (typ.)
- Two INT flags for port-to-port communications
- MASTER IDT71321 easily expands data bus width to 16or-more-bits using SLAVE IDT71421
- On-chip port arbitration logic (IDT71321 only)
- BUSY output flag on IDT71321; BUSY input on IDT71421
- · Fully asynchronous operation from either port
- Battery backup operation -2V data retention (LA Only)
- TTL-compatible, single 5V ±10% power supply
- Available in popular hermetic and plastic packages
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


DESCRIPTION:

The IDT71321/IDT71421 are high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT71421 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-morebit memory system applications results in full speed, errorfree operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200μ W from a 2V battery.

The IDT71321/IDT71421 devices are packaged in a 52pin PLCC, a 64-pin TQFP, and a 64-pin STQFP.




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

©1996 Integrated Device Technology, Inc. For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

DSC-2691/6 1

PIN CONFIGURATIONS (1,2)



NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.

3. This text does not indicate orientation of the actual part-marking.


ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +7.0	V
ΤΑ	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	–55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
Ιουτ	DC Output Current	50	mA
			2691 tbl 01

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5 for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.



RECOMMENDED OPERATING **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2691 tbl 02

RECOMMENDED **DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Viн	Input High Voltage	2.2	_	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V
NOTES:					2691 tbl 03

NOTES:

- 1. VIL (min.) = -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE^(1,3)

$(TA = +25^{\circ}C, f = 1.0MHz)$ TQFP ONLY

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	VIN = 3dV	10	pF
NOTES:			26	691 tbl 04

NOTES:

1. This parameter is determined by device characterization but is not production tested.

2. 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

3. 11pF max. for other packages.

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**^(1,4) (Vcc = 5.0V ± 10%)</sup>

					7132	1X20	-	21X25 21X25	-	21X35 21X35	7132 7142		-	1X100 1X100	
Symbol	Parameter	Test Conditions	Vers	sion	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	$\overline{CE}L$ and $\overline{CE}R = VIL$, Outputs open, f = fMAX ⁽²⁾	MIL. COM'L	SA LA	 110	 250	110 110 110	280 220 220	80 80 80	230 170 165	65 65 65	190 140 155	65 65 65	190 140 155	mA
	Active)			LA	110	200	110	170	80	120	65	110	65	110	
ISB1	Standby Current (Both Ports - TTL	\overline{CE} L and \overline{CE} R = VIH, f = fMAX ⁽²⁾	MIL.	SA LA		_	30 30	80 60	25 25	80 60	20 20	65 45	20 20	65 45	mA
	Level Inputs)		COM'L	. SA LA	30 30	65 45	30 30	65 45	25 25	65 45	20 20	65 35	20 20	55 35	
ISB2	Standby Current (One Port - TTL	$\overline{CE}^{"}A^{"} = VIL \text{ and }$ $\overline{CE}^{"}B^{"} = VIH^{(5)}$	MIL.	SA LA		_	65 65	160 125	50 50	150 115	40 40	125 90	40 40	125 90	mA
	Level Inputs)	Active Port Outputs Open, $f = fMAX^{(2)}$	COM'L	. SA LA	65 65	165 125	65 65	150 115	50 50	125 90	40 40	110 75	40 40	110 75	
ISB3	Full Standby Current (Both Ports - All	CEL and CER ≥ Vcc -0.2V,	MIL.	SA LA		_	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs	$\label{eq:VIN} \begin{array}{l} \text{VIN} \geq \text{VCC} \ \text{-}0.2\text{V} \ \text{or} \\ \text{VIN} \leq 0.2\text{V}, \text{f} = 0^{(3)} \end{array}$	COM'L	. SA LA	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4	
ISB4	Full Standby Current (One Port - All	$ \frac{\overline{CE}}{\overline{CE}} A^{*} \leq 0.2V \text{ and} \\ \overline{CE} B^{*} \geq VCC - 0.2V^{(5)} $	MIL.	SA LA		_	60 60	155 115	45 45	145 105	40 40	110 85	40 40	110 80	mA
	CMOS Level Inputs)	$\label{eq:VIN_expansion} \begin{split} & \text{VIN} \geq \text{VCC} \ \text{-}0.2 \text{V or} \\ & \text{VIN} \leq 0.2 \text{V}, \\ & \text{Active Port Outputs} \\ & \text{Open, } f = \text{fmAx}^{(2)} \end{split}$	COM'L	. SA LA	60 60	155 115	60 60	145 105	45 45	110 85	40 40	100 70	40 40	95 70	

1. 'X' in part numbers indicates power rating (SA or LA).

2. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

3. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

4. Vcc = 5V, TA=+25°C for Typ. and is not production tested. Vcc Dc = 100mA (Typ)

5. Port "A" may be either left or right port. Port "B" is opposite from port "A".

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE** (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	IDT71: IDT714 Min.		IDT71 IDT71 Min.		Unit
ILI	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, VIN = 0V to Vcc	_	10	_	5	μΑ
Ilo	Output Leakage Current ⁽¹⁾	\overline{CE} = VIH, VOUT = 0V to VCC VCC = 5.5V	—	10	—	5	μΑ
Vol	Output Low Voltage (I/O0-I/O7)	IOL = 4mA	—	0.4	_	0.4	V
Vol	Open Drain Output Low Voltage (BUSY,INT)	loL = 16mA	—	0.5	—	0.5	V
Vон	Output High Voltage	юн = -4mA	2.4	_	2.4		V

NOTE: 1. At Vcc ≤ 2.0V leakages are undefined.

2691 tbl 06

DATA RETENTION CHARACTERISTICS (LA Version Only)

				71	321LA/7142	21LA	
Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
Vdr	VCC for Data Retention			2.0	_	0	V
ICCDR	Data Retention Current	VCC = 2.0V, $\overline{CE} \ge VCC - 0.2V$	COM'L.	_	100	1500	μA
tCDR ⁽³⁾	Chip Deselect to Data	VIN \geq VCC - 0.2V or VIN \leq 0.2V		0			ns
	Retention Time						
tR ⁽³⁾	Operation Recovery			tRC ⁽²⁾			ns
	Time						
							2691 tbl 0


NOTES:

1. Vcc = 2V, TA = +25°C, and is not production tested.

2. tRC = Read Cycle Time

3. This parameter is guaranteed by device characterization but not production tested.

DATA RETENTION WAVEFORM




2691 drw 04

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

2691 tbl 08



2689 tbl 09

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽²⁾

		7132	1X20	71321		71321		71321		71321		
Symbol	Parameter	Min.	Max.	71421 Min.	Max.	71421 Min.		71421 Min.		71421 Min.	Max.	Unit
Read Cyc	cle									•		
tRC	Read Cycle Time	20	_	25	_	35	_	55		100	_	ns
tAA	Address Access Time		20	I	25		35	_	55	—	100	ns
tACE	Chip Enable Access Time		20		25	—	35	—	55	I —	100	ns
tAOE	Output Enable Access Time		11	_	12	_	20		25	—	40	ns
tон	Output Hold From Address Change	3	—	3	—	3	_	3		10	_	ns
tLZ	Output Low-Z Time ^(1,3)	0	_	0	_	0	_	5	_	5	_	ns
tHZ	Output High-Z Time ^(1,3)	_	10	_	10	_	15	_	25		40	ns
tPU	Chip Enable to Power Up Time ⁽³⁾	0	—	0	_	0	_	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ⁽³⁾	_	20	_	25	_	35	—	50	—	50	ns


NOTES:

1. Transition is measured ±500mV from Low or High-impedance voltage Output Test Load (Figure 2).

2. "X" in part numbers indicates power rating (SA or LA).

3. This parameter is guaranteed by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ⁽¹⁾



NOTES:

- 1. $R/\overline{W} = VIH$, $\overline{CE} = VIL$, and $\overline{OE} = VIL$. Address is valid prior to or coincidental with \overline{CE} transition Low.
- 2. tBDD delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

2691 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (3) tACE CE tAOE (4) tHZ⁽²⁾ ŌĒ $tLZ^{(1)}$ tHZ⁽²⁾ VALID DATA DATAOUT tlz (<u>1)</u> $tPD^{(4)}$ tPU-Icc CURRENT 50% 50% Iss

NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
- 2. Timing depends on which signal is deaserted first, OE or CE.

3. $R/\overline{W} = V_{H}$ and the address is valid prior to or coincidental with \overline{CE} transition Low.

4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

		7132	1X20	7132	21X25	7132	1X35	7132	1X55	71321	X100	
Sumbal	Baramatar	Min	May		21X25		1X35		1X55	71421		11:4
Symbol Write Cy	Parameter	Min.	Max.	i win.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
<u> </u>												T
twc	Write Cycle Time ⁽²⁾	20	—	25		35		55	—	100	—	ns
tew	Chip Enable to End of Write	15	_	20	_	30	_	40	_	90	_	ns
tAW	Address Valid to End of Write	15	_	20	_	30	_	40	_	90		ns
tAS	Address Set-up Time	0	_	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽³⁾	15	_	15	_	25	_	30	_	55	_	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	10	_	12	_	15		20	_	40		ns
tHZ	Output High-Z Time ⁽¹⁾	—	10	-	10	—	15	—	25	_	40	ns
tDH .	Data Hold Time	0	_	0	_	0	_	0	_	0	_	ns
twz	Write Enabled to Output in High-Z ⁽¹⁾	_	10	_	10	_	15	_	30	_	40	ns
tow	Output Active From End of Write ⁽¹⁾	0	_	0	_	0	_	0	_	0	_	ns
NOTES:		-		•				•		•		2692 tbl 10


1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization but is not production tested.

2. For Master/Slave combination, twc = tBAA + twp, since $R/\overline{W} = V_{IL}$ must occur after tBAA.


3. If $\overline{\text{OE}}$ is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

4. "X" in part numbers indicates power rating (SA or LA).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)^(1,5,8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)^(1,5)



NOTES:

- 1. R/\overline{W} or \overline{CE} must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of \overline{CE} = VIL and R/W = VIL.
- 3. twe is measured from the earlier of \overline{CE} or R/\overline{W} going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is Low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

2691 drw 09

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		7132	1X20	7132	1X25	7132	1X35	7132	1X55	7132	1X100	
				7142	1X25	7142	1X35	7142	1X55	7142	1X100	
Symbol	Parameter	Min.	Max.	Unit								
Busy 1	Fiming (For Master IDT71321 Only)											
tBAA	BUSY Access Time from Address	_	20		20	—	20	—	30	_	50	ns
tBDA	BUSY Disable Time from Address	—	20	-	20	—	20	—	30	—	50	ns
t BAC	BUSY Access Time from Chip Enable	—	20	_	20	—	20	—	30	—	50	ns
tBDC	BUSY Disable Time from Chip Enable	-	20		20	—	20	—	30	—	50	ns
twн	Write Hold After BUSY ⁽⁵⁾	12	_	15	_	20	_	20	_	20	_	ns
twdd	Write Pulse to Data Delay ⁽¹⁾	-	50		50	-	60	_	80	_	120	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	-	35		35	-	35	—	55	—	100	ns
t APS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	5	—	5	—	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	—	25		35	—	35	—	50	—	65	ns
Busy 1	Fiming (For Slave IDT71421 Only)											
twв	Write to BUSY Input ⁽⁴⁾	0	_	0	_	0	_	0		0	_	ns
twн	Write Hold After BUSY ⁽⁵⁾	12	_	15	_	20	_	20	_	20		ns
twdd	Write Pulse to Data Delay ⁽¹⁾		40		50		60	—	80	_	120	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	_	30	—	35		35	—	55	_	100	ns

NOTES:

2689 tbl 11

1. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY." 2. To ensure that the earlier of the two ports wins.

3. tBDD is a calculated parameter and is the greater of 0, twDD - twP (actual), or tDDD - tDW (actual).

4. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'.

5. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.

6. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY^(2,3,4)

	◄ t₩C ►
ADDR'A'	матсн
R/W [;] A'	
DATAIN'A'	
ADDR'B'	МАТСН
BUSY'B'	
DATAOUT'B'	VALID
-	tDDD

NOTES:

1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT71421).


2. $\overline{CE}_{L} = \overline{CE}_{R} = VIL.$

3. $\overline{OE} = V_{IL}$ for the reading port.

4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.

2691 drw 10

TIMING WAVEFORM OF WRITE WITH BUSY⁽³⁾




NOTES:

1. twH must be met for both BUSY Input (IDT71421, slave) or Output (IDT71321, master).


2. $\overline{\text{BUSY}}$ is asserted on port 'B' blocking $\overline{\text{R}/\text{W}}_{\text{B'}}$, until $\overline{\text{BUSY}}_{\text{B'}}$ goes High.

3. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING (1)



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING ⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.

2. If tAPs is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (71321 only).


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

		71321X25 71421X25		71321X35 71421X35		71321X45 71421X45		71321X55 71421X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrupt Timing										
tAS	Address Set-up Time	0		0		0		0		ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tins	Interrupt Set Time	—	25	—	25	—	35	—	45	ns
tinr	Interrupt Reset Time	—	25	—	25	—	35		45	ns
										2689 tbl 1


NOTE:

1. "X" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF INTERRUPT MODE



CLEAR INT



NOTES:

- 1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
- 2. See Interrupt Truth Table.
- 3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 4. Timing depends on which enable signal ($\overline{\text{CE}}$ or R/W) is de-asserted first.

TRUTH TABLES

TABLE I — NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

Le	Left or Right Port ⁽¹⁾						
R/W	CE	ŌE	D0-7	Function			
Х	Н	Х	Z	Port Disabled and in Power-			
				Down Mode, ISB2 or ISB4			
Х	Н	Х	Z	$\overline{CER} = \overline{CEL} = VIH, Power-Down$			
				Mode, ISB1 or ISB3			
L	L	Х	DATAIN	Data on Port Written Into Memory ⁽²⁾			
Н	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾			
Н	L	Н	Z	High-impedance Outputs			
NOTES				00544140			

NOTES:

2654 tbl 13

1. A0L – A10L \neq A0R – A10R.

2. If BUSY = VIL, data is not written.

3. If $\overline{\text{BUSY}}$ = VIL, data may not be valid, see twod and todd timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = High-impedance.

TABLE II — INTERRUPT FLAG^(1,4)

	Le	eft Port			Ri			1		
R/₩L	CE∟	OEL	A10L – A0L	INT∟	R/WR		OE R	A10L – A0R	INT R	Function
L	L	Х	7FF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	7FF	H ⁽³⁾	Reset Right INTR Flag
X	Х	Х	Х	L ⁽³⁾	L	L	Х	7FE	Х	Set Left INT∟ Flag
Х	L	L	7FE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INT∟ Flag

NOTES:

1. Assumes $\overline{BUSY}L = \overline{BUSY}R = VIH$

2. If $\overline{BUSY}_{L} = V_{IL}$, then No Change.

3. If BUSYR = VIL, then No Change.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE.

TABLE III — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts				
	CER	A0L-A10L A0R-A10R	BUSYL ⁽¹⁾	BUSY _R ⁽¹⁾	Function			
Х	Х	NO MATCH	Н	Н	Normal			
Н	Х	MATCH	Н	Н	Normal			
Х	н	MATCH	Н	Н	Normal			
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾			
2689 tbl 1								

NOTES:

1. Pins BUSYL and BUSYR are both outputs for IDT71321 (master). Both are inputs for IDT71421 (slave). BUSYx outputs on the IDT71321 are open drain, not push-pull outputs. On slaves the BUSYx input internally inhibits writes.

- 2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving Low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving Low regardless of actual logic level on the pin.

2654 tbl 14

FUNCTIONAL DESCRIPTION

The IDT71321/IDT71421 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71321/IDT71421 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = V_{H}$). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{CE} = R/\overline{W} = V_{\parallel}$ per the Truth Table. The left port clears the interrupt by access address location 7FE access when CER = OER = VIL. R/ \overline{W} is a "Don't Care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (INTR), the right port must access the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The Busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins High. If desired, unintended write operations can be prevented to a port by tying the Busy pin for that port Low.

The Busy outputs on the IDT71321 RAM (Master) are open drain type outputs and require open drain resistors to operate. If these RAMs are being expanded in depth, then the Busy indication for the resulting array does not require the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT71321/IDT71421 RAMs the Busy pin is an output if the part is Master (IDT71321), and the Busy pin is an input if the part is a Slave (IDT71421) as shown in Figure 4.





Figure 4. Busy and chip enable routing for both width and depth expansion with IDT71321 (Master) and (Slave) IDT71421 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The Busy arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

ORDERING INFORMATION



2691 drw 17