

HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

IDT70121S/L IDT70125S/L

FEATURES:

- High-speed access
- Commercial: 25/35/45/55ns (max.) Low-power operation
- IDT70121/70125S Active: 500mW (typ.)
- Standby: 5mW (typ.) - IDT70121/70125L Active: 500mW (typ.) Standby: 1mW (typ.)
- · Fully asychronous operation from either port
- MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip
- On-chip port arbitration logic (IDT70121 only)
- BUSY output flag on Master; BUSY input on Slave
- INT flag for port-to-port communication
- Battery backup operation—2V data retention
- TTL-compatible, signal 5V (±10%) power supply
- Available in 52-pin PLCC
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:

The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT70125 "SLAVE" Dual-Port in 18bit-or-more word width systems. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.




OCTOBER 1996

©1996 Integrated Device Technology, Inc.

DESCRIPTION (Cont'd):

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power. Low-power (L) versions offer battery backup data

PIN CONFIGURATIONS (1,2)



NOTES:

1. All Vcc pins must be connected to the power supply.

2. All GND pins must be connected to the ground supply.

3. This text does not indicate the orientation of the actual part-marking.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage	-0.5 to +7.0	V
	with Respect to GND		
TA	Operating	0 to +70	°C
	Temperature		
TBIAS	Temperature	-55 to +125	°C
	Under Bias		
Tstg	Storage	-55 to +125	°C
	Temperature		
Ιουτ	DC Output	50	mA
	Current		

NOTES

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended

periods may affect reliability. 2. VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.5V.

retention capability with each port typically consuming 200µW from a 2V battery.

The IDT70121/IDT70125 devices are packaged in a 52-pin PLCC.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	$5.0V \pm 10\%$

2654 tbl 02

2654 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0.0	V
Viн	Input High Voltage	2.2	-	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	I	0.8	V

NOTES:

1. VIL \geq -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.5V.

CAPACITANCE⁽¹⁾ (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Condition ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	рF
Соит	Output Capacitance	Vout = 3dV	10	pF
NOTES:				2654 tbl 1;

2654 tbl 01

1. This parameter is determined by device characterization but is not production tested.

2. 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE** (Vcc = 5.0V ± 10%)

				21S 25S		21L 25L	
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit
LI	Input Leakage Current ⁽⁵⁾	Vcc = 5.5V, $VIN = 0V$ to Vcc		10	_	5	μA
Ilo	Output Leakage Current ⁽⁵⁾	$VCC = 5.5V, \overline{CE} = VIH$		10	_	5	μA
		VOUT = 0V to VCC					
Vol	Output Low Voltage	IOL = 4mA	—	0.4		0.4	V
Vон	Output High Voltage	Iон = —4mA	2.4	—	2.4	—	V
NOTE:	•	•	•	•		. 2	654 tbl 04

1. At Vcc \leq 2.0V leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**^(1,4) (Vcc = $5V \pm 10\%$)

	Test									-		
Parameter	Condition	Versior	า	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Dynamic Operating Current (Both Ports Active)	\overline{CE} = VIL,Outputs Open, f = fMAX ⁽²⁾	Com'l.	S L	125 125	260 220	125 125	250 210	125 125	245 205	125 125	240 200	mA
Standby Current (Both Ports—TTL Level Inputs)	\overline{CE}_{A^*} and $\overline{CE}_{B^*} = VIH$, f = fMAX ⁽²⁾	Com'l.	S L	30 30	65 45	30 30	65 45	30 30	65 45	30 30	65 45	mA
Standby Current (One Port—TTL Level Inputs)	$\label{eq:central_state} \begin{split} \overline{CE}_{"A"} = & VIL \text{ and } \overline{CE}_{"B"} = & VIH^{(5)} \\ \text{Active Port Outputs Open,} \\ f &= & fMAX^{(2)} \end{split}$	Com'l.	S L	80 80	175 145	80 80	165 135	80 80	160 130	80 80	155 125	mA
Full Standby Current (Both Ports CMOS Level Inputs)	$\label{eq:cellson} \begin{split} \overline{CE}^{*}{}_{\text{A}^{*}} & \text{and} \ \overline{CE}^{*}{}_{\text{B}^{*}} \geq Vcc-0.2V, \\ V{}_{\text{IN}} \geq Vcc-0.2V \\ \text{or} \ V{}_{\text{IN}} \leq 0.2V, \ f=0^{(3)} \end{split}$	Com'l.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
Full Standby Current (One Port CMOS Level Inputs)	$\label{eq:constraint} \begin{array}{l} \overline{CE}^*{}_{\text{A}^*\leq 0.2 \text{V}} \text{ and } \overline{CE}^*{}_{\text{B}^*\geq \text{VCC-}0.2 \text{V}^{(5)}} \\ \overline{VIN} \geq VCC - 0.2 \text{V or} \\ \overline{VIN} \leq 0.2 \text{V}, \text{ Active Port} \\ Outputs \text{ Open, } f = fMAX^{(2)} \end{array}$	Com'l.	S L	70 70	170 140	70 70	160 130	70 70	155 125	70 70	150 120	mA
	Dynamic Operating Current (Both Ports Active) Standby Current (Both Ports—TTL Level Inputs) Standby Current (One Port—TTL Level Inputs) Full Standby Current (Both Ports CMOS Level Inputs) Full Standby Current (One Port	ParameterConditionDynamic Operating Current (Both Ports Active) $\overline{CE} = VIL,Outputs Open, f = fMAX^{(2)}$ Standby Current (Both Ports—TTL Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* = VIH, f = fMAX^{(2)}$ Standby Current (Both Ports—TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ Standby Current (One Port—TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ Full Standby Current (Both Ports CMOS Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* \ge VCC - 0.2V,$ Full Standby Current (One Port CURS Level Inputs) $\overline{CE}^*A^* = 0.2V$ and $\overline{CE}^*B^* \ge VCC - 0.2V^{(5)}$ Full Standby Current (One Port CMOS Level Inputs) $\overline{CE}^*A^* = 0.2V$ and $\overline{CE}^*B^* \ge VCC - 0.2V^{(5)}$ Full Standby Current (One Port CMOS Level Inputs) $\overline{VIN} \ge VCC - 0.2V$ orFull Standby CURS Level Inputs) $\overline{VIN} \ge VCC - 0.2V$ orFull Standby CURENT (One Port CURS Level Inputs) $\overline{VIN} \ge VCC - 0.2V$ or	ParameterConditionVersionDynamic Operating Current (Both Ports Active) $\overline{CE} = VIL, Outputs Open, f = fMAX^{(2)}$ Com'l.Standby Current (Both Ports—TTL Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* = VIH, f = fMAX^{(2)}$ Com'l.Standby Current (Both Ports—TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ Active Port Outputs Open, f = fMAX^{(2)}Com'l.Standby Current (One Port—TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ Active Port Outputs Open, f = fMAX^{(2)}Com'l.Full Standby Current (Both Ports CMOS Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* \ge VCC - 0.2V,$ or $VIN \le 0.2V, f = 0^{(3)}$ Com'l.Full Standby Current (One Port CMOS Level Inputs) $\overline{CE}^*A^* \le 0.2V$ and $\overline{CE}^*B^* \ge VCC - 0.2V^{(5)},$ Com'l.Full Standby Current (One Port CMOS Level Inputs) $\overline{VIN} \ge VCC - 0.2V$ or $VIN \le 0.2V,$ Active Port	ParameterConditionVersionDynamic Operating Current (Both Ports Active) $\overline{CE} = VIL, Outputs Open,$ f = fMAX ⁽²⁾ Com'I.S LStandby Current (Both Ports—TTL Level Inputs) \overline{CE} -A" and \overline{CE} -B" = VIH, f = fMAX ⁽²⁾ Com'I.S LStandby Current (Both Ports—TTL Level Inputs) \overline{CE} -A"=VIL and \overline{CE} -B"=VIH ⁽⁵⁾ Active Port Outputs Open, f = fMAX ⁽²⁾ Com'I.S LStandby Current (One Port—TTL Level Inputs) \overline{CE} -A"=VIL and \overline{CE} -B"=VIH ⁽⁵⁾ Active Port Outputs Open, f = fMAX ⁽²⁾ Com'I.S LFull Standby Current (Both Ports CUrrent (Both Ports) \overline{CE} -A" and \overline{CE} -B" \geq Vcc - 0.2V, or VIN \leq 0.2V, f = 0 ⁽³⁾ Com'I.S Com'I.Full Standby Current (One Port VIN \geq Vcc - 0.2V or VIN \geq Vcc - 0.2V or CUROS Level Inputs) \overline{CE} -A" \leq 0.2V and \overline{CE} -B" \geq VcC-0.2V ⁽⁵⁾ Com'I.Com'I.S Com'I.Full Standby CUrrent (One Port VIN \geq Vcc - 0.2V or VIN \geq Vcc - 0.2V or CMOS Level Inputs) \overline{V} Com'I.S Com'I.	ParameterTest ConditionVersion7012 Top.Dynamic Operating Current (Both Ports Active) $\overline{CE} = VIL, Outputs Open, f = fMAX^{(2)}$ Com'l.S125 125Standby Current (Both Ports—TTL Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* = VIH, f = fMAX^{(2)}$ Com'l.S30 LStandby Current (Both Ports—TTL Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* = VIH, f = fMAX^{(2)}$ Com'l.S30 LStandby Current (One Port—TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ Active Port Outputs Open, f = fMAX^{(2)}Com'l.S80 LFull Standby Current (Both Ports CMOS Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* \ge VCC - 0.2V$, or $VIN \le 0.2V$, f = 0 ⁽³⁾ Com'l.S1.0 LFull Standby Current (One Port CMOS Level Inputs) $\overline{CE}^*A^* \le 0.2V$ and $\overline{CE}^*B^* \ge VCC - 0.2V^{(5)}_{OII}$ Com'l.S70 Com'l.Full Standby Current (One Port CMOS Level Inputs) $\overline{CE}^*A^* \le 0.2V$ and $\overline{CE}^*B^* \ge VCC - 0.2V^{(5)}_{OII}$ Com'l.S70 Com'l.Full Standby Current (One Port VIN $\ge VCC - 0.2V$ or VIN $\ge 0.2V$, Active PortCom'l.S70 Com'l.	ParameterConditionVersionTyp.Max.Dynamic Operating Current (Both Ports Active) $\overline{CE} = VIL, Outputs Open,$ f = fMAX ⁽²⁾ Com'I.S125260Standby Current (Both Ports—TTL Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* = VIH,$ f = fMAX ⁽²⁾ Com'I.S3065Standby Current (Both Ports—TTL Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* = VIH,$ f = fMAX ⁽²⁾ Com'I.S3045Standby Current (One Port—TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ f = fMAX ⁽²⁾ Com'I.S80175Standby Current (One Port—TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ f = fMAX ⁽²⁾ Com'I.S80145Full Standby Current (Both Ports CMOS Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* \ge Vcc - 0.2V,$ or $VIN \le 0.2V,$ f = 0 ⁽³⁾ Com'I.S1.015Full Standby Current (One Port CMOS Level Inputs) $\overline{CE}^*A^* \le 0.2V$ and $\overline{CE}^*B^* \ge Vcc - 0.2V^{(5)}$ ON $VIN \ge Vcc - 0.2V$ or $VIN \ge Vcc - 0.2V$ Tom'I.S70170Full Standby CMOS Level Inputs) $\overline{CE}^*A^* \le 0.2V$ and $\overline{CE}^*B^* \ge Vcc - 0.2V^{(5)}$ $VIN \ge Vcc - 0.2V$ or $VIN \ge Vcc - 0.2V$ or $VIN \ge Vcc - 0.2V$ or $VIN \ge 0.2V,$ Active PortTom'I.S70140	ParameterTest ConditionVersion $70125X25$ 7012 Dynamic Operating Current (Both Ports Active) $\overline{CE} = VIL, Outputs Open,$ f = fMAX ⁽²⁾ $Com'I.$ LS L125 L25260 L25125 L25Standby Current (Both Ports—TTL Level Inputs) \overline{CE}^*A^* and $\overline{CE}^*B^* = VIH,$ f = fMAX ⁽²⁾ $Com'I.$ LS allow30 L2565 allow30 L25Standby Current (Both Ports—TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ Active Port Outputs Open, f = fMAX ⁽²⁾ $Com'I.$ LS allow80 L45145 80Standby Current (One Port—TTL Level Inputs) $\overline{CE}^*A^* = VIL$ and $\overline{CE}^*B^* = VIH^{(5)}$ Active Port Outputs Open, f = fMAX ⁽²⁾ $Com'I.$ LS 80 Level Inputs)80 L45145 80Full Standby Current (Both Ports VIN $\geq Vcc - 0.2V$ or VIN $\leq 0.2V$, f = 0 ⁽³⁾ $Com'I.$ LS Com'I.1.0 L0215 L02Full Standby Current (One Port VIN $\geq Vcc - 0.2V$ or VIN $\geq Vcc - 0.2V$ or VIN $\geq Vcc - 0.2V$ or L $Com'I.$ L S T0070 T00Full Standby Current (One Port VIN $\geq Vcc - 0.2V$ or VIN $\geq 0.2V$, Active Port $Com'I.$ L S T0070 T00Full Standby $\overline{CE}^*A^* = 0.2V$ and $\overline{CE}^*B^* \geq Vcc - 0.2V^{(5)}Or VIN \leq 0.2V, Active PortCom'I.LST0070T0Full Standby\overline{CE}^*A^* = 0.2V and \overline{CE}^*B^* \geq Vcc - 0.2V^{(5)}OrVIN \geq 0.2V, Active PortCom'I.LST0070T0$	ParameterTest ConditionVersion 70125×25 70125×35 Dynamic Operating Current (Both Ports Active) $\overline{CE} = VIL, Outputs Open,$ $f = fMAX^{(2)}$ $Com'I.$ $F = fMAX^{(2)}$ S $F = fMAX^{(2)}$ $Com'I.$ $F = fMAX^{(2)}$ S $F = fMAX^{(2)}$ S $F = fMAX^{(2)}$ $Com'I.$ $F = fMAX^{(2)}$ S $F = fMAX^{(2)}$ S F S $F = fMAX^{(2)}$ S F S F S S F S <	ParameterTest ConditionVersion70125X2570125X357012 7017011570115701157011570115701157011570115701157012 701701157012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 70125X357012 7	Test Condition $70125x25$ $70125x35$ $70125x35$ $70125x35$ $70125x35$ Dynamic Operating Current (Both Ports Active) $\overline{CE} = VIL, Outputs Open, f = fMAX^{(2)}$ $Com'I.$ L 125 260 125 250 125 200 125 100 115 100 100 100 100 100 100 100 100	Parameter Test Condition Version 70125X25 70125X35 70125X35	Parameter Test Condition Version 70125×25 70125×35

1. "X" in part numbers indicates power rating (S or L).

2. At f = IMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

3. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

4. Vcc=5V, TA=+25°C for Typical values, and they are not production tested.

5. Port "A" may be either left or right port. Port "B" is opposite from port "A".

DATA RETENTION CHARACTERISTICS (L Version Only)

				701	25L		
Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
Vdr	Vcc for Data Retention			2	_	_	V
ICCDR	Data Retention Current	$Vcc = 2.0V, \overline{CE} \ge Vcc - 0.2V$	Com'l.	_	100	1500	μΑ
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V$		0			ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾	_		ns


NOTES:

1. Vcc = 2V, $TA = +25^{\circ}C$, and are not production tested.

2. tRC = Read Cycle Time.

3. This parameter is guaranteed by device characterization but is not production tested.

DATA RETENTION WAVEFORM




2654 drw 03

2654 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2






Figure 1. AC Output Test Load

Figure 2. Output Test Load (For tLz, tHz, tWz, tOW) Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾

		70121X25 70125X25				70121X35 70125X35				-	21X45 25X45	-	21X55 25X55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit				
Read Cyc	le	-												
tRC	Read Cycle Time	25	—	35	—	45	—	55	—	ns				
taa	Address Access Time	—	25	_	35	—	45	—	55	ns				
tACE	Chip Enable Access Time	—	25	_	35	—	45	—	55	ns				
taoe	Output Enable Access Time	—	12	_	25	—	30	—	35	ns				
toн	Output Hold from Address Change	0	—	0	_	0	—	0	_	ns				
t∟z	Output Low-Z Time ^(1,2)	0	—	0	—	0	—	0	—	ns				
tHZ	Output High-Z Time ^(1,2)	_	10		15		20	_	30	ns				
tPU	Chip Enable to Power-Up Time ⁽²⁾	0	_	0	_	0	_	0	_	ns				
tPD	Chip Disable to Power-Down Time ⁽²⁾	_	50		50		50		50	ns				

2654 tbl 07

NOTES:


1. Transition is measured \pm 500mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

2. This parameter guaranteed by device characterization, but is not production tested.


3. "X" in part numbers indicates power rating (S or L).

4

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1,2,4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(5,6)



NOTES:

- 1. Timing depends on which signal is aserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is deaserted first, \overline{OE} or \overline{CE} .
- tBDD delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultanious read operations BUSY has no relationship to valid output data.
- 4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
- 5. $R/\overline{W} = V_{H}$, and the address is valid prior to other coincidental with \overline{CE} transition Low.
- 6. $R/\overline{W} = V_{IH}$, $\overline{CE} = V_{IL}$, and $\overline{OE} = V_{IL}$. Address is valid prior to or coincident with \overline{CE} transition Low.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

			70121X25 70125X25		1X35 5X35	-	1X45 5X45	70121X55 70125X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cyc	le		-		-				-	·
twc	Write Cycle Time ⁽³⁾	25	—	35	-	45	-	55	-	ns
tew	Chip Enable to End-of-Write	20	—	30	_	35	—	40	—	ns
tAW	Address Valid to End-of-Write	20	_	30	_	35	_	40	—	ns
tAS	Address Set-up Time	0	_	0	_	0	_	0	—	ns
tWP	Write Pulse Width ⁽⁶⁾	20	_	30	_	35	_	40	—	ns
twr	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	12	_	20	_	20	_	20	—	ns
tHZ	Output High-Z Time ^(1,2)	_	10	_	15		20		30	ns
tDH	Data Hold Time ⁽⁵⁾	0	_	0	_	0	_	0	—	ns
twz	Write Enabled to Output in High-Z ^(1,2)	_	10		15		20		30	ns
tow	Output Active from End-of-Write ^(1,2)	0		0		0		0	_	ns

NOTES:

1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter guaranteed by device characterization, but is not production tested.


3. For MASTER/SLAVE combination, twc = tBAA + twp, since R/\overline{W} = VIL must occur after tBAA.

4. "X" in part numbers indicates power rating (S or L).

5. The specified tDH must be met by the device supplying write date to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature. The actual tDH will always be smaller than the actual tow.

6. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1,5,8)




NOTES:

- 1. R/\overline{W} or \overline{CE} must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = VIL and a R/W = VIL
- 3. two is measured from the earlier of \overline{CE} or R/\overline{W} going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE Low transition occurs simultaneously with or after the R/W Low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal ($\overline{\text{CE}}$ or R/\overline{W}) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

2654 drw 07

2654 tbl 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING^(1,5)



NOTES:

- 1. R/\overline{W} or \overline{CE} must be High during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = VIL and a R/W = VIL
- 3. twe is measured from the earlier of \overline{CE} or R/\overline{W} going High to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the \overline{CE} Low transition occurs simultaneously with or after the R/\overline{W} Low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured +/- 500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

		-	70121X25 70125X25		1X35 5X35			-		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy Tim	ing (For Master IDT70121 Only)									
tBAA	BUSY Access Time from Address	_	20	—	20		20	—	30	ns
tBDA	BUSY Disable Time from Address	_	20	—	20	_	20		30	ns
tBAC	BUSY Access Time from Chip Enable	—	20	—	20	—	20	-	30	ns
tBDC	BUSY Disable Time from Chip Enable	_	20	—	20		20	—	30	ns
twdd	Write Pulse to Data Delay ⁽¹⁾		50	_	60		70	_	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	_	35	_	45		55	_	65	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5		5	—	5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	30	_	30	_	35		45	ns
twн	Write Hold After BUSY ⁽⁵⁾	15	_	20		20	—	20		ns
Busy Tim	ing (For Slave IDT70125 Only)									
twв	Write to BUSY Input ⁽⁴⁾	0	_	0		0	-	0	—	ns
twн	Write Hold After BUSY ⁽⁵⁾	15		20	_	20	_	20	_	ns
twdd	Write Pulse to Data Delay ⁽¹⁾	_	50	_	60	_	70	_	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	_	35	—	45	_	55	—	65	ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".

2. To ensure that the earlier of the two ports wins.

3. tBDD is a calculated parameter and is the greater of 0, twDD - twp (actual), or tDDD - tDw (actual).


4. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'..

5. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.

6. "X" in part numbers indicates power rating (S or L).

7

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (1,2,3)




NOTES:

- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT 70125).
- 2. $\overline{CE}L = \overline{CE}R = VIL$
- 3. $\overline{OE} = VIL$ for the reading port.

4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.

TIMING WAVEFORM OF WRITE WITH BUSY




NOTES:

1. tWH must be met for both BUSY input (slave) and output (master).

2. BUSY is asserted on port 'B' blocking R/WB', until BUSY'B goes High.

3. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.


TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING⁽¹⁾



NOTES:

- 1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
- 2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS (1)



NOTES:

1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.

2. If tAPs is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

		-	70121X25 70125X25		1X35 5X35					
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrupt	Timing	-								
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
twr	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tins	Interrupt Set Time	—	25	_	25	—	40	—	45	ns
tinr	Interrupt Reset Time	_	25	_	35	_	40	_	45	ns


NOTE:

1. "X" in part numbers indicates power rating (S or L).

2654 tbl 11

2654 drw 14

TIMING WAVEFORM OF INTERRUPT MODE



NOTES:.

1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.

- 2. See Interupt Truth Table.
- 3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

TRUTH TABLES TRUTH TABLE I – NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

Le	eft or l	Right F	Port ⁽¹⁾				
R/W	CE	ŌĒ	D0-8	Function			
Х	Н	Х	Z	Z Port Disabled and in Power-			
				Down Mode, ISB2 or ISB4			
Х	Н	Х	Z	$\overline{CE}R = \overline{CE}L = H$, Power-Down			
				Mode, ISB1 or ISB3			
L	L	Х	DATAIN	Data on Port Written Into Memory ⁽²⁾			
Н	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾			
Н	L	Н	Z	High-impedance Outputs			
NOTES: 2654 tbl							

1. A0L – A10L \neq A0R – A10R.

2. If $\overline{\text{BUSY}} = \text{VIL}$, data is not written.

3. If $\overline{\text{BUSY}} = \text{VIL}$, data may not be valid, see twod and todd timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = High-impedance.

TRUTH TABLE II – INTERRUPT FLAG^(1,4)

	L	eft Port		Right Port						
R/₩L	CEL	OEL	A0L – A10L	ĪNT∟	R/WR	CER	OE R	A0L – A10R	INT R	Function
L	L	Х	7FF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	7FF	H ⁽³⁾	Reset Right INTR Flag
X	X	Х	Х	L ⁽³⁾	L	L	Х	7FE	Х	Set Left INT∟ Flag
Х	L	L	7FE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INT∟ Flag

NOTES:

1. Assumes $\overline{\text{BUSYL}} = \overline{\text{BUSYR}} = VIH$

2. If $\overline{\text{BUSYL}} = \text{VIL}$, then No Change.

3. If BUSYR = VIL, then No Change.

4. 'H' = VIH,' L' = VIL,' X' = DON'T CARE.

2654 tbl 13

FUNCTIONAL DESCRIPTION

The IDT70121/125 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70121/125 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{CE} = R/\overline{W} = V_{IL}$ per the Truth Table. The left port clears the interrupt by access address location 7FE access when $\overline{CER} = \overline{OER} = V_{IL}, R/\overline{W}$ is a "Don't Care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (INTR), the right port must access the memory location 7FF. The message (9 bits) at 7FE or 7FF is user-defined, since it is an address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by using the IDT70125 (SLAVE). In the IDT70125, the busy pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired,

unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT70121/125 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70121/125 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70121 RAM the busy pin is an output of the part, and the busy pin is an input of the IDT70125 as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70121 (Master) and IDT70125 (Slave) RAMs.

operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

ORDERING INFORMATION



2654 drw 16