



Integrated Device Technology, Inc.

16-BIT CMOS MICROPROCESSOR SLICE

IDT 49C402
IDT 49C402A
IDT 49C402B

MICROSLICE™ PRODUCT

T-49-17-51

FEATURES:

- Functionally equivalent to four 2901s and one 2902
- IDT49C402B 55% faster than four 2901Cs and one 2902A
- Expanded two-address architecture with independent, simultaneous access to two 64 x 16 register files
- Expanded destination functions with 8 new operations allowing Direct Data to be loaded directly into the dual-port RAM and Q Register
- Clamp diodes on all inputs provide noise suppression
- Fully cascadable
- 68-pin plastic and ceramic PGA, Shrink-DIP (600 mil, 70 mil centers), LCC (25 and 50 mil centers) and Ceramic Quad Flatpack (25 mil centers)
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT49C402s are high-speed, fully cascadable 16-bit CMOS microprocessor slice units which combine the standard functions of four 2901s and a 2902 with additional control features aimed at enhancing the performance of bit-slice microprocessor designs.


The IDT49C402s include all of the normal functions associated with standard 2901 bit-slice operation: (a) a 3-bit instruction field (I_0, I_1, I_2) which controls the source operand selection for the ALU; (b) a 3-bit microinstruction field (I_3, I_4, I_5) used to control the eight possible functions of the ALU; (c) eight destination control functions which are selected by the microcode inputs (I_6, I_7, I_8); and (d) a tenth microinstruction input, I_9 , offering eight additional destination control functions. This I_9 input, in conjunction with I_6, I_7 and I_8 , allows for shifting the Q Register up and down, loading the RAM or Q Register directly from the D Inputs without going through the ALU and new combinations of destination functions with the RAM A port output available at the Y output pins of the device.

Also featured is an on-chip dual-port RAM that contains 64 words by 16 bits—four times the number of working registers in a 2901.

The IDT49C402s are fabricated using CEMOS, a CMOS technology designed for high performance and high reliability. These performance enhanced devices feature both bipolar speed and bipolar output drive capabilities while maintaining exceptional microinstruction speeds at greatly reduced CMOS power levels.

8

FUNCTIONAL BLOCK DIAGRAM



CEMOS and MICROSLICE are trademarks of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


JANUARY 1989

© 1989 Integrated Device Technology, Inc.


S8-1

DSC-9011-1


T-49-17-51



**LCC/PLCC
TOP VIEW**



PGA TOP VIEW



**CERQUAD
TOP VIEW**

T-49-17-51

PIN DESCRIPTIONS

PIN NAME	I/O	DESCRIPTION
A ₀ -A ₅	I	Six address inputs to the register file which selects one register and displays its contents through the A port.
B ₀ -B ₅	I	Six address inputs to the register file which selects one of the registers in the file, the contents of which is displayed through the B port. It also selects the location into which new data can be written when the clock goes LOW.
I ₀ -I ₉	I	Ten instruction control lines which determine what data source will be applied to the ALU I (0, 1, 2), what function the ALU will perform I (3, 4, 5) and what data is to be deposited in the Q Register or the register file I (6, 7, 8, 9). Original 2901 destinations are selected if I ₉ is disconnected. In this mode, proper I ₉ bias is controlled by an internal pullup resistor to V _{CC} .
D ₀ -D ₁₅	I	Sixteen-bit direct data inputs which are the data source for entering external data into the device ALU, Q Register or RAM. D ₀ is the LSB.
Y ₀ -Y ₁₅	O	Sixteen three-state output lines which, when enabled, display either the sixteen outputs of the ALU or the data on the A port of the register stack. This is determined by the destination code I (6, 7, 8, 9).
\bar{G}/F_{15}	O	A multipurpose pin which indicates the carry generate (\bar{G}) function at the least significant and intermediate slices or as F ₁₅ the most significant ALU output (sign bit). \bar{G}/F_{15} selection is controlled by the MSS pin. If MSS = HIGH, F ₁₅ is enabled. If MSS = LOW, \bar{G} is enabled.
F = 0	O	Open drain output which goes HIGH if the F ₀ -F ₁₅ ALU outputs are all LOW. This indicates that the result of an ALU operation is zero (positive logic).
C _n	I	Carry-in to the internal ALU.
C _{n+16}	O	Carry-out of the internal ALU.
Q ₁₅ RAM ₁₅	I/O	Bidirectional lines controlled by I (6, 7, 8, 9). Both are three-state output drivers connected to the TTL-compatible inputs. When the destination code on I (6, 7, 8, 9) indicates an up shift, the three-state outputs are enabled, the MSB of the Q Register is available on the Q ₁₅ pin and the MSB of the ALU output is available on the RAM ₁₅ pin. When the destination code indicates a down shift, the pins are the data inputs to the MSB of the Q Register and the MSB of the RAM.
Q ₀ RAM ₀	I/O	Both bidirectional lines function identically to Q ₁₅ and RAM ₁₅ lines except they are the LSB of the Q Register and RAM.
\bar{OE}	I	Output enable. When pulled HIGH, the Y outputs are OFF (high impedance). When pulled LOW, the Y outputs are enabled.
P/OVR	O	A multipurpose pin which indicates the carry propagate (P) output for performing a carry lookahead operation or overflow (OVR) the Exclusive-OR of the carry-in and carry-out of the ALU MSB. OVR, at the most significant end of the word, indicates that the result of an arithmetic two's complement operation has overflowed into the sign bit. P/OVR selection is controlled by the MSS pin. If MSS = HIGH, OVR is enabled. If MSS = LOW, P is enabled.
CP	I	The clock input. LOW-to-HIGH clock transitions will change the Q Register and the register file outputs. Clock LOW time is internally the write enable time for the 64 x 16 RAM which comprises the master latches of the register file. While the clock is LOW, the slave latches on the RAM outputs are closed, storing the data previously on the RAM outputs. Synchronous MASTER-SLAVE operation of the register file is achieved by this.
MSS	I	When HIGH, enables OVR and F ₁₅ on the P/OVR and \bar{G}/F_{15} pins. When LOW, enables \bar{G} and P on these pins. If left open, internal pullup resistor to V _{CC} provides declaration that the device is the most significant slice.

8

DEVICE ARCHITECTURE:

The IDT49C402 CMOS bit-slice microprocessor is configured sixteen bits wide and is cascadable to any number of bits (16, 32, 48, 64). Key elements which make up this 16-bit microprocessor slice are the (1) register file (64 x 16 dual-port RAM) with shifter, (2) ALU and (3) Q Register and shifter.

REGISTER FILE—A 16-bit data word from one of the 64 RAM registers can be read from the A port as selected by the 6-bit A address field. Simultaneously, the same data word, or any other word from the 64 RAM registers, can be read from the B port as selected by the 6-bit B address field. New data is written into the RAM register location selected by the B address field during the clock (CP) LOW time. Two sixteen-bit latches hold the RAM A port and B port during the clock (CP) LOW time, eliminating any data races. During clock HIGH these latches are transparent, reading the data selected by the A and B addresses. The RAM data input field is driven from a four-input multiplexer that selects the ALU output or the D inputs. The ALU output can be shifted up one position, down one position or not shifted. Shifting data operations involve the RAM₁₅ and RAM₀ I/O pins. For a shift up operation, the RAM shifter MSB is connected to an enabled RAM₁₅ I/O output while the RAM₀ I/O input is selected as the input to the LSB. During a shift down operation, the RAM shifter LSB is connected to an enabled RAM₀ I/O output while the RAM₁₅ I/O input is selected as the input to the MSB.

ALU—The ALU can perform three binary arithmetic and five logic operations on the two 16-bit input words S and R. The S input field is driven from a 3-input multiplexer and the R input field is driven from a 2-input multiplexer with both having a zero source operand. Both multiplexers are controlled by the I (0, 1, 2) inputs. This multiplexer configuration enables the user to select various pairs of the A, B, D, Q and "0" inputs as source operands to the ALU. Microinstruction inputs I (3, 4, 5) are used to select the ALU function. This high-speed ALU cascades to any word length, providing carry-in (C_n), carry-out (C_{n+16}) and an open-drain (F = 0) output. When all bits of the ALU are zero, the pull-down device of F = 0 is off, allowing a wire-OR of this pin over all cascaded devices. Multipurpose pins \bar{G}/F_{15} and P/OVR are aimed at accelerating arithmetic operations. For intermediate and least significant slices, the MSS pin is programmed LOW, selecting the carry-generate (\bar{G}) and carry-propagate (P) output functions to be used by carry lookahead logic. For the most significant slice, MSS is programmed high, selecting the sign-bit (F₁₅) and the two's complement overflow (OVR) output functions. The sign bit (F₁₅) allows the ALU sign bit to be monitored without enabling the three-state ALU outputs. The overflow (OVR) output is high when the two's complement arithmetic operation has overflowed into the sign bit as logically determined from the Exclusive-OR of the carry-in and carry-out of the most significant bit of the ALU. The ALU data outputs are available at the three-state outputs Y (0-15) or as

T-49-17-51

Inputs to the RAM register file and Q Register under control of the $I_6, 7, 8, 9$ Instruction Inputs.

Q REGISTER—The Q Register is a separate 16-bit file intended for multiplication and division routines and can also be used as an accumulator or holding register for other types of applications. It is driven from a 4-input multiplexer. In the no-shift mode, the multiplexer enters the ALU F output or Direct Data into the Q Register. In either the shift up or shift down mode, the multiplexer selects the Q Register data appropriately shifted up or down. The Q shifter has

two ports, Q_0 and Q_{15} , which operate comparably to the RAM shifter. They are controlled by the $I_6, 7, 8, 9$ inputs.

The clock input of the IDT49C402 controls the RAM, Q Register and A and B data latches. When enabled, the data is clocked into the Q Register on the LOW-to-HIGH transition. When the clock is HIGH, the A and B latches are open and pass data that is present at the RAM outputs. When the clock is LOW, the latches are closed and retain the last data entered. When the clock is LOW and $I_6, 7, 8, 9$ define the RAM as the destination, new data will be written into the RAM file defined by the B address field.

ALU SOURCE OPERAND CONTROL

MNEMONIC	MICROCODE				ALU SOURCE OPERANDS	
	I_2	I_1	I_0	OCTAL CODE	R	S
AQ	L	L	L	0	A	Q
AB	L	L	H	1	A	B
ZQ	L	H	L	2	0	Q
ZB	L	H	H	3	0	B
ZA	H	L	L	4	0	A
DA	H	L	H	5	D	A
DQ	H	H	L	6	D	Q
DZ	H	H	H	7	D	0

ALU FUNCTION CONTROL

MNEMONIC	MICROCODE				ALU FUNCTION	SYMBOL
	I_5	I_4	I_3	OCTAL CODE		
ADD	L	L	L	0	R Plus S	$R + S$
SUBR	L	L	H	1	S Minus R	$S - R$
SUBS	L	H	L	2	R Minus S	$R - S$
OR	L	H	H	3	R OR S	$R \vee S$
AND	H	L	L	4	R AND S	$R \wedge S$
NOTRS	H	L	H	5	\bar{R} AND S	$\bar{R} \wedge S$
EXOR	H	H	L	6	R EX-OR S	$R \oplus S$
EXNOR	H	H	H	7	R EX-NOR S	$R \nabla S$

ALU ARITHMETIC MODE FUNCTIONS

OCTAL $I_5, 4, 3, 2, 1, 0$	$C_n = L$		$C_n = H$	
	GROUP	FUNCTION	GROUP	FUNCTION
0 0 0 1 0 5 0 6	ADD	A + Q A + B D + A D + Q	ADD plus one	A + Q + 1 A + B + 1 D + A + 1 D + Q + 1
0 2 0 3 0 4 0 7		Q B A D		Q + 1 B + 1 A + 1 D + 1
1 2 1 3 1 4 2 7		Q - 1 B - 1 A - 1 D - 1		Q B A D
2 2 2 3 2 4 1 7		-Q - 1 -B - 1 -A - 1 -D - 1		-Q -B -A -D
1 0 1 1 1 5 1 6 2 0 2 1 2 5 2 6	Subtract (1's Comp.)	Q - A - 1 B - A - 1 A - D - 1 Q - D - 1 A - Q - 1 A - B - 1 D - A - 1 D - Q - 1	Subtract (2's Comp.)	Q - A B - A A - D Q - D A - Q A - B D - A D - Q

ALU LOGIC MODE FUNCTIONS

OCTAL $I_5, 4, 3, 2, 1, 0$	GROUP	FUNCTION
4 0 4 1 4 5 4 6	AND	AAQ AAB DAA DAQ
3 0 3 1 3 5 3 6		AVQ AVB DVA DVO
6 0 6 1 6 5 6 6	EX-OR	A ∇ Q A ∇ B D ∇ A D ∇ Q
7 0 7 1 7 5 7 6		A ∇ Q A ∇ B D ∇ A D ∇ Q
7 2 7 3 7 4 7 7	INVERT	\bar{Q} \bar{B} \bar{A} \bar{D}
6 2 6 3 6 4 6 7		Q B A D
3 2 3 3 3 4 3 7	PASS	Q B A D
4 2 4 3 4 4 4 7		0 0 0 0
5 0 5 1 5 5 5 6	MASK	A ∇ Q A ∇ B D ∇ A D ∇ Q

SOURCE OPERAND AND ALU FUNCTION MATRIX ⁽¹⁾

T-49-17-51

OCTAL I _{5,4,3}	ALU FUNCTION	I _{2,1,0} OCTAL							
		0	1	2	3	4	5	6	7
		ALU SOURCE							
		A, Q	A, B	Q, Q	Q, B	Q, A	D, A	D, Q	D, 0
0	C _n = L R Plus S C _n = H	A + Q	A + B	Q	B	A	D + A	D + Q	D
		A + Q + 1	A + B + 1	Q + 1	B + 1	A + 1	D + A + 1	D + Q + 1	D + 1
1	C _n = L S Minus R C _n = H	Q - A - 1	B - A - 1	Q - 1	B - 1	A - 1	A - D - 1	Q - D - 1	-D - 1
		Q - A	B - A	Q	B	A	A - D	Q - D	-D
2	C _n = L R Minus S C _n = H	A - Q - 1	A - B - 1	-Q - 1	-B - 1	-A - 1	D - A - 1	D - Q - 1	D - 1
		A - Q	A - B	-Q	-B	-A	D - A	D - Q	D
3	R O R S	A V Q	A V B	Q	B	A	D V A	D V Q	D
4	R A N D S	A A Q	A A B	0	0	0	D A A	D A Q	0
5	R A N D S	A A Q	A A B	Q	B	A	D A A	D A Q	0
6	R E X - O R S	A V Q	A V B	Q	B	A	D V A	D V Q	D
7	R E X - N O R S	A V Q	A V B	Q	B	A	D V A	D V Q	D

NOTE:

1. + = Plus; - = Minus; A = AND; V = EX-OR; V = OR

ALU DESTINATION CONTROL ⁽¹⁾

MNEMONIC	MICROCODE					RAM FUNCTION		Q REGISTER FUNCTION		Y OUTPUT	RAM SHIFTER		Q SHIFTER		
	I ₉	I ₈	I ₇	I ₆	HEX CODE	SHIFT	LOAD	SHIFT	LOAD		RAM ₀	RAM ₁₅	Q ₀	Q ₁₅	
O REG	H	L	L	L	8	X	NONE	NONE	F → Q	F	X	X	X	X	Existing 2901 Functions
N O P	H	L	L	H	9	X	NONE	X	NONE	F	X	X	X	X	
R A M A	H	L	H	L	A	NONE	F → B	X	NONE	A	X	X	X	X	
R A M F	H	L	H	H	B	NONE	F → B	X	NONE	F	X	X	X	X	
R A M Q D	H	H	L	L	C	DOWN	F/2 → B	DOWN	Q/2 → Q	F	F ₀	IN ₁₅	Q ₀	IN ₁₅	
R A M D	H	H	L	H	D	DOWN	F/2 → B	X	NONE	F	F ₀	IN ₁₅	Q ₀	X	
R A M Q U	H	H	H	L	E	UP	2F → B	UP	2Q → Q	F	IN ₀	F ₁₅	IN ₀	Q ₁₅	
R A M U	H	H	H	H	F	UP	2F → B	X	NONE	F	IN ₀	F ₁₅	X	Q ₁₅	
D F F	L	L	L	L	0	NONE	D → B	NONE	F → Q	F	X	X	X	X	New Added IDT49C402 Functions
D F A	L	L	L	H	1	NONE	D → B	NONE	F → Q	A	X	X	X	X	
F D F	L	L	H	L	2	NONE	F → B	NONE	D → Q	F	X	X	X	X	
F D A	L	L	H	H	3	NONE	F → B	NONE	D → Q	A	X	X	X	X	
X Q D F	L	H	L	L	4	X	NONE	DOWN	Q/2 → Q	F	X	X	Q ₀	IN ₁₅	
D X F	L	H	L	H	5	NONE	D → B	X	NONE	F	X	X	Q ₀	X	
X Q U F	L	H	H	L	6	X	NONE	UP	2Q → Q	F	X	X	IN ₀	Q ₁₅	
X D F	L	H	H	H	7	X	NONE	NONE	D → Q	F	X	X	X	Q ₁₅	

NOTE:

1. X = Don't Care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state.

B = Register Addressed by B inputs.

UP is toward MSB; DOWN is toward LSB.

8

7-49-17-51

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.5	1.5	W
I _{OUT}	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

NOTE:

1. This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

T_A = 0°C to +70°C V_{CC} = 5.0V ± 5% (Commercial)
T_A = -55°C to +125°C V_{CC} = 5.0V ± 10% (Military)

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT
V _{IH}	Input HIGH Level	Guaranteed Logio High Level ⁽⁴⁾	2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logio Low Level ⁽⁴⁾	—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC}	—	0.1	5	μA
I _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = GND	—	-0.1	-5	μA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -300μA	V _{HO}	V _{CC}	V
			I _{OH} = -12mA MIL.	2.4	4.3	
			I _{OH} = -15mA COM'L.	2.4	4.3	
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 300μA	—	GND	V
			I _{OL} = 20mA MIL.	—	0.3	
			I _{OL} = 24mA COM'L.	—	0.3	
I _{OZ}	Off State (High Impedance) Output Current	V _{CC} = Max.	V _O = 0V	—	-0.1	μA
			V _O = V _{CC} (Max.)	—	0.1	
I _{OS}	Output Short Circuit Current	V _{CC} = Min., V _{OUT} = 0V ⁽³⁾	-15	-30	—	mA

NOTES:

- For conditions shown as max. or min. use appropriate value specified under Electrical Characteristics.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- These input levels provide zero noise immunity and should only be static tested in a noise-free environment. Guaranteed by design.

DC ELECTRICAL CHARACTERISTICS (Cont'd)

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5.0V \pm 5\%$ (Commercial)
 $T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5.0V \pm 10\%$ (Military)
 $V_{LO} = 0.2V$
 $V_{HO} = V_{CC} - 0.2V$

T-49-17-51

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT
I_{CCQH}	Quiescent Power Supply Current CP = H (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HO} \leq V_{IH}, V_{IL} \leq V_{LO}$ $f_{CP} = 0, CP = H$	MIL.	—	150	mA
			COM'L.	—	150	
I_{CCQL}	Quiescent Power Supply Current CP = L (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HO} \leq V_{IH}, V_{IL} \leq V_{LO}$ $f_{CP} = 0, CP = L$	MIL.	—	80	mA
			COM'L.	—	80	
I_{CCT}	Quiescent Input Power Supply ⁽³⁾ Current (per Input @ TTL High)	$V_{CC} = \text{Max.}$ $V_{IH} = 3.4V, f_{CP} = 0$	MIL.	—	0.3	mA/ Input
			COM'L.	—	0.3	
I_{CCD}	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ $V_{HO} \leq V_{IH}, V_{IL} \leq V_{LO}$ Outputs Open, $\overline{OE} = L$	MIL.	—	2.0	mA/ MHz
			COM'L.	—	2.0	
I_{CC}	Total Power Supply Current ⁽³⁾	$V_{CC} = \text{Max.}, f_{CP} = 10\text{MHz}$ Outputs Open, $\overline{OE} = L$ CP = 50% Duty cycle $V_{HO} \leq V_{IH}, V_{IL} \leq V_{LO}$	MIL.	—	135	mA
			COM'L.	—	135	
		$V_{CC} = \text{Max.}, f_{CP} = 10\text{MHz}$ Outputs Open, $\overline{OE} = L$ CP = 50% Duty cycle $V_{IH} = 3.4V, V_{IL} = 0.4V$	MIL.	—	145	
			COM'L.	—	145	

NOTES:

5. I_{CCT} is derived by measuring the total current with all the inputs tied together at 3.4V, subtracting out I_{CCQH} , then dividing by the total number of inputs.
6. Total Supply Current is the sum of the Quiescent current and the Dynamic current (at either CMOS or TTL input levels). For all conditions, the Total Supply Current can be calculated by using the following equation:

$$I_{CC} = I_{CCQH}(CD_H) + I_{CCQL}(1 - CD_H) + I_{CCT}(N_T \times D_H) + I_{CCD}(f_{CP})$$

CD_H = Clock duty cycle high period

D_H = Data duty cycle TTL high period ($V_{IH} = 3.4V$)

N_T = Number of dynamic inputs driven at TTL levels

f_{CP} = Clock input frequency

8

CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

- 1) All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
- 2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.

- 3) Device grounding is extremely critical for proper device testing.

The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.

- 4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using $V_{IL} \leq 0V$ and $V_{IH} \geq 3V$ for AC tests.

IDT49C402B

AC ELECTRICAL CHARACTERISTICS

(Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C402B over the -55°C to +125°C and 0°C to +70°C temperature ranges. All times are in nanoseconds and are measured at the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.


CYCLE TIME AND CLOCK CHARACTERISTICS

	MIL ⁽⁶⁾	COM'L	UNIT
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	23	19	ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = C32 or E32)	42	49	MHz
Minimum Clock LOW Time	11	9	ns
Minimum Clock HIGH Time	11	9	ns
Minimum Clock Period	24	20	ns

COMBINATIONAL PROPAGATION DELAYS⁽¹⁾ C_L = 50pF

FROM INPUT	TO OUTPUT																UNIT
	Y		(MSS = L) G, P		(MSS = H) F ₁₅ OVR				C _{n+16}		F = Q		RAM ₀ RAM ₁₅		Q ₀ Q ₁₅		
	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	
A, B Address	31	28	29	26	31	28	31	28	28	26	31	28	32	29	—	—	ns
D	26	23	23	21	23	21	25	22	22	20	26	23	24	23	—	—	ns
C _n	22	20	—	—	20	18	19	17	15	14	22	20	18	17	—	—	ns
I _{0, 1, 2}	28	26	24	22	28	26	27	25	23	21	28	26	26	24	—	—	ns
I _{3, 4, 5}	28	26	22	21	27	25	27	25	22	20	28	26	25	23	—	—	ns
I _{6, 7, 8, 9}	20	18	—	—	—	—	—	—	—	—	—	—	16	14	16	14	ns
A Bypass ALU (I = AXX, 1XX, 3XX)	24	22	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ns
Clock	27	25	25	22	26	24	27	25	25	23	27	25	27	25	20	18	ns

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

INPUT	CP: 								UNIT
	SET-UP TIME BEFORE H→L		HOLD TIME AFTER H→L		SET-UP TIME BEFORE L→H		HOLD TIME AFTER L→H		
	MIL.	COM'L	MIL.	COM'L	MIL.	COM'L	MIL.	COM'L	
A, B Source Address	10	9	2 ⁽²⁾	1 ⁽³⁾	20, 9 + TPWL ⁽⁴⁾		2	1	ns
B Destination Address	10	9	Do not change ⁽²⁾				2	1	ns
D	— ⁽¹⁾	—	—	—	12/22 ⁽⁵⁾	10/20 ⁽⁵⁾	2	1	ns
C _n	—	—	—	—	16	14	0	0	ns
I _{0, 1, 2}	—	—	—	—	26	24	0	0	ns
I _{3, 4, 5}	—	—	—	—	26	24	0	0	ns
I _{6, 7, 8, 9}	10	9	Do not change ⁽²⁾				0	0	ns
RAM _{0, 15} Q _{0, 15}	—	—	—	—	12	10	0	0	ns

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the H→L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock L→H transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable A and B addresses to the clock L→H transition, regardless of when the H→L transition occurs. TPWL is the minimum clock Low time.
5. First value is direct path (DATA_n → RAM/Q Register). Second value is indirect path (DATA_n → ALU → RAM/Q Register).
6. Guaranteed by design.

IDT49C402A

AC ELECTRICAL CHARACTERISTICS


(Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C402A over the -55°C to +125°C and 0°C to +70°C temperature ranges. All times are in nanoseconds and are measured at the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS


	MIL ⁽⁶⁾	COM'L	UNIT
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	28	24	ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = C32 or E32)	35	41	MHz
Minimum Clock LOW Time	13	11	ns
Minimum Clock HIGH Time	13	11	ns
Minimum Clock Period	36	31	ns

COMBINATIONAL PROPAGATION DELAYS ⁽¹⁾ C_L = 50pF

FROM INPUT	TO OUTPUT																UNIT
	Y		(MSS = L) G, P		(MSS = H) F ₁₅ OVR				C _{n+16}		F = 0		RAM ₀ RAM ₁₅		Q ₀ Q ₁₅		
	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	
A, B Address	41	37	39	35	41	37	41	37	37	34	41	37	40	36	—	—	ns
D	32	29	29	26	29	26	31	28	27	25	32	29	28	26	—	—	ns
C _n	28	25	—	—	26	24	25	23	20	18	29	26	23	21	—	—	ns
I _{0, 1, 2}	35	32	30	27	35	32	34	31	29	26	35	32	30	27	—	—	ns
I _{3, 4, 5}	35	32	28	26	34	31	34	31	27	25	35	32	28	26	—	—	ns
I _{6, 7, 8, 9}	25	23	—	—	—	—	—	—	—	—	—	—	20	18	20	18	ns
A Bypass ALU (I = AXX, 1XX, 3XX)	30	27	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ns
Clock 	34	31	31	28	33	30	34	31	30	27	34	31	34	31	25	23	ns

8

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

INPUT	CP: 								UNIT
	SET-UP TIME BEFORE H→L		HOLD TIME AFTER H→L		SET-UP TIME BEFORE L→H		HOLD TIME AFTER L→H		
	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	
A, B Source Address	11	10	2 ⁽³⁾	1 ⁽³⁾	21, 10 + TPWL ⁽⁴⁾		2	1	ns
B Destination Address	11	10	Do not change ⁽²⁾				2	1	ns
D	— ⁽¹⁾	—	—	—	12/22 ⁽⁵⁾	10/20 ⁽⁵⁾	2	1	ns
C _n	—	—	—	—	17	15	0	0	ns
I _{0, 1, 2}	—	—	—	—	28	25	0	0	ns
I _{3, 4, 5}	—	—	—	—	28	25	0	0	ns
I _{6, 7, 8, 9}	11	10	Do not change ⁽²⁾				0	0	ns
RAM _{0, 15} , Q _{0, 15}	—	—	—	—	12	11	0	0	ns

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the H → L transition occurs.
5. First value is direct path (DATA_{IN} → RAM/Q Register). Second value is indirect path (DATA_{IN} → ALU → RAM/Q Register).
6. Guaranteed by design.

T-49-17-51

IDT49C402

AC ELECTRICAL CHARACTERISTICS

(Military and Commercial Temperature Ranges)

The tables below specify the guaranteed performance of the IDT49C402 over the -55°C to +125°C and 0°C to +70°C temperature ranges. All times are in nanoseconds and are measured at the 1.5V signal level. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads.

CYCLE TIME AND CLOCK CHARACTERISTICS

	MIL ⁽⁶⁾	COM'L	UNIT
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	50	48	ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = C32 or E32)	20	21	MHz
Minimum Clock LOW Time	30	30	ns
Minimum Clock HIGH Time	20	20	ns
Minimum Clock Period	50	48	ns

COMBINATIONAL PROPAGATION DELAYS⁽¹⁾ C_L = 50pF

FROM INPUT	TO OUTPUT																UNIT
	Y		(MSS = L) G, P		(MSS = H) F ₁₅ OVR				C _{n+16}		F = 0		RAM ₀ RAM ₁₅		Q ₀ Q ₁₅		
MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM'L.		
A, B Address	52	47	47	42	52	47	47	42	38	34	52	47	44	40	—	—	ns
D	35	32	34	31	35	32	34	31	27	25	35	32	28	26	—	—	ns
C _n	29	26	—	—	29	26	27	25	20	18	29	26	23	21	—	—	ns
I _{0, 1, 2}	41	37	30	27	41	37	38	35	29	26	41	37	30	27	—	—	ns
I _{3, 4, 5}	40	36	28	26	40	36	37	34	27	25	40	36	28	26	—	—	ns
I _{6, 7, 8, 9}	26	24	—	—	—	—	—	—	—	—	—	—	20	18	20	18	ns
A Bypass ALU (I = AXX, 1XX, 3XX)	30	27	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ns
Clock	42	38	41	37	42	38	41	37	30	27	42	38	41	37	25	23	ns

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP INPUT)

SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) ONLY									
INPUT	SET-UP TIME BEFORE H→L		HOLD TIME AFTER H→L		SET-UP TIME BEFORE L→H		HOLD TIME AFTER L→H		UNIT
	MIL.	COM'L	MIL.	COM'L	MIL.	COM'L	MIL.	COM'L	
A, B Source Address	20	18	2 ⁽³⁾	1 ⁽³⁾	50, 20 + TPWL ⁽⁴⁾		2	1	ns
B Destination Address	20	18	Do not change ⁽²⁾				2	1	ns
D	— ⁽¹⁾	—	—	—	30/40 ⁽⁵⁾	26/36 ⁽⁵⁾	2	1	ns
C _n	—	—	—	—	35	32	0	0	ns
I _{0,1,2}	—	—	—	—	45	41	0	0	ns
I _{3,4,5}	—	—	—	—	45	41	0	0	ns
I _{6,7,8,9}	12	11	Do not change ⁽²⁾				0	0	ns
RAM _{0,15} Q _{0,15}	—	—	—	—	12	11	0	0	ns

NOTES:

1. A dash indicates a propagation delay or set-up time constraint does not exist.
2. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation.
3. Source addresses must be stable prior to the H → L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
4. The set-up time prior to the clock L → H transition is to allow time for data to be accessed, passed through the ALU and returned to the RAM. It includes all the time from stable A and B addresses to the clock L → H transition, regardless of when the H → L transition occurs.
5. First value is direct path (DATA_{IN} → RAM/Q Register). Second value is Indirect path (DATA_{IN} → ALU → RAM/Q Register).
6. Guaranteed by design.

IDT49C402B

OUTPUT ENABLE/DISABLE TIMES

($C_L = 5\text{pF}$, measured to 0.5V change of V_{OUT} in nanoseconds)

INPUT	OUTPUT	ENABLE		DISABLE	
		MIL.	COM'L.	MIL.	COM'L.
\overline{OE}	Y	20	18	18	16

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

T-49-17-51

IDT49C402A

OUTPUT ENABLE/DISABLE TIMES

($C_L = 5\text{pF}$, measured to 0.5V change of V_{OUT} in nanoseconds)

INPUT	OUTPUT	ENABLE		DISABLE	
		MIL.	COM'L.	MIL.	COM'L.
\overline{OE}	Y	22	20	20	18

IDT49C402

OUTPUT ENABLE/DISABLE TIMES

($C_L = 5\text{pF}$, measured to 0.5V change of V_{OUT} in nanoseconds)

INPUT	OUTPUT	ENABLE		DISABLE	
		MIL.	COM'L.	MIL.	COM'L.
\overline{OE}	Y	25	23	25	23

TEST LOAD CIRCUIT




Figure 1. Switching Test Circuit (All Outputs)

INPUT/OUTPUT INTERFACE CIRCUIT




Figure 2. Input Structure (All Inputs)




Figure 3. Output Structure (All Outputs Except F = 0)




Figure 4. Output Structure (F = 0)

T-49-17-51

CRITICAL SPEED PATH ANALYSIS

Critical speed paths are for the IDT49C402A versus the equivalent bipolar circuit implementation using four 2901Cs and one 2902A is shown below.

The IDT49C402A operates faster than the theoretically achievable values of the discrete bipolar implementation. Actual speed values for the discrete bipolar circuit will increase due to on-chip/off-chip circuit board delays.

TIMING COMPARISON: IDT49C402A vs 2901C w/2902A

16-BIT μP SYSTEM	DATA PATH (COM'L)		DATA PATH (MIL)		UNIT
	AB ADDR → F = 0	AB ADDR → RAM _{0,15}	AB ADDR → F = 0	AB ADDR → RAM _{0,15}	
Four 2901Cs + 2902A	≥71	≥71	≥83.5	≥83.5	ns
IDT49C402A	37	36	41	40	ns
Speed Savings	34	35	42.5	43.5	ns

TIMING COMPARISON: IDT49C402 vs 2901C w/2902A

16-BIT μP SYSTEM	DATA PATH (COM'L)		DATA PATH (MIL)		UNIT
	AB ADDR → F = 0	AB ADDR → RAM _{0,15}	AB ADDR → F = 0	AB ADDR → RAM _{0,15}	
Four 2901Cs + 2902A	≥71	≥71	≥83.5	≥83.5	ns
IDT49C402	47	40	52	44	ns
Speed Savings	24	31	31.5	39.5	ns

ORDERING INFORMATION

IDT	XXXXXX Device Type	X Speed	X Package	X Process/ Temperature	
					BLANK
					B
					XC
					J
					L
					XL
					G
					PG
					QE
					BLANK
					A
					B
					49C402

Commercial
(0°C to +70°C)
Military
(-55°C to +125°C)
Compliant to MIL-STD-883, Class B

SHRINK-DIP Sidebrazed
PLCC
Leadless Chip Carrier (50 mil centers)
Leadless Chip Carrier (25 mil centers)
Pin Grid Array
Plastic Pin Grid Array
Ceramic Quad Flatpack (25 mil centers)

Standard Speed
High-Speed
Very High-Speed

16-Bit Microprocessor Slice