$2.7 \mathrm{~V}, 800 \mu \mathrm{~A}, 80 \mathrm{MHz}$ Rail-to-Rail I/O Amplifiers AD8031/AD8032

## FEATURES

Low Power
Supply Current $800 \mu \mathrm{~A} /$ Amplifier
Fully Specified at $+2.7 \mathrm{~V},+5 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ Supplies
High Speed and Fast Settling on +5 V
$80 \mathrm{MHz} \mathrm{-3} \mathrm{~dB} \mathrm{Bandwidth} \mathrm{( } \mathrm{G}=+1$ )
30 V/us Slew Rate
125 ns Settling Time to 0.1\%
Rail-to-Rail Input and Output
No Phase Reversal with Input 0.5 V Beyond Supplies
Input CMVR Extends Beyond Rails by 200 mV
Output Swing to Within $\mathbf{2 0} \mathbf{~ m V}$ of Either Rail
Low Distortion
-62 dB @ $1 \mathrm{MHz}, \mathrm{V}_{\mathrm{o}}=2 \mathrm{~V}$ p-p
-86 dB @ $100 \mathrm{kHz}, \mathrm{V}_{\mathrm{o}}=4.6 \mathrm{~V}$ p-p
Output Current: 15 mA
High Grade Option
$\mathrm{V}_{\text {os }}(\mathrm{max})=1.5 \mathrm{mV}$
APPLICATIONS
High-Speed Battery-Operated Systems
High Component Density Systems
Portable Test Instruments
A/D Buffer
Active Filters
High-Speed Set-and-Demand Amplifier

## GENERAL DESCRIPTION

The AD8031 (single) and AD8032 (dual) single supply voltage feedback amplifiers feature high-speed performance with 80 MHz of small signal bandwidth, $30 \mathrm{~V} / \mu \mathrm{s}$ slew rate and 125 ns settling time. This performance is possible while consuming less than 4.0 mW of power from a single +5 V supply. These features increase the operation time of high speed battery-powered systems without compromising dynamic performance.

The products have true single supply capability with rail-to-rail input and output characteristics and are specified for +2.7 V , +5 V and $\pm 5 \mathrm{~V}$ supplies. The input voltage range can extend to 500 mV beyond each rail. The output voltage swings to within 20 mV of each rail providing the maximum output dynamic range.
The AD8031/AD8032 also offer excellent signal quality for only $800 \mu \mathrm{~A}$ of supply current per amplifier; THD is -62 dBc with a 2 V p-p, 1 MHz output signal and -86 dBc for a $100 \mathrm{kHz}, 4.6 \mathrm{~V}$ p-p signal on +5 V supply. The low distortion and fast settling time make them ideal as buffers to single supply, A-to-D converters.

Operating on supplies from +2.7 V to +12 V and dual supplies up to $\pm 6 \mathrm{~V}$, the AD8031/AD8032 are ideal for a wide range of applications, from battery-operated systems with large bandwidth requirements

## REV. B

## CONNECTION DIAGRAMS

8-Lead Plastic DIP (N) and SOIC (R) Packages


8-Lead Plastic DIP (N), SOIC (R) and $\mu$ SOIC (RM) Packages


5-Lead Plastic Surface Mount Package SOT-23-5 (RT-5)

to high-speed systems where component density requires lower power dissipation. The AD8031/AD8032 are available in 8-lead plastic DIP and SOIC packages and will operate over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The AD8031A is also available in the space-saving 5-lead SOT-23-5 package and the AD8032A is available in AN 8-lead $\mu$ SOIC package.


Figure 1. Rail-to-Rail Performance at 100 kHz

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1999

## AD8031/AD8032-SPECIFICATIONS

+2.7 V Supply ( $@ \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $+1.35 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=2.5 \mathrm{k} \Omega$ unless otherwise noted)


[^0]+5 V Supply ( $@ \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $+2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=2.5 \mathrm{k} \Omega$ unless otherwise noted)

| Parameter | Conditions | AD8031A/AD8032A |  |  | AD8031B/AD8032B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| DYNAMIC PERFORMANCE <br> -3 dB Small Signal Bandwidth Slew Rate Settling Time to $0.1 \%$ | $\begin{aligned} & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}<0.4 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=-1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \text { Step } \\ & \mathrm{G}=-1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \text { Step, } \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & 54 \\ & 27 \end{aligned}$ | $\begin{aligned} & 80 \\ & 32 \\ & 125 \end{aligned}$ |  | $\begin{aligned} & 54 \\ & 27 \end{aligned}$ | $\begin{aligned} & 80 \\ & 32 \\ & 125 \end{aligned}$ |  | MHz <br> V/ $\mu \mathrm{s}$ <br> ns |
| DISTORTION/NOISE PERFORMAN <br> Total Harmonic Distortion <br> Input Voltage Noise <br> Input Current Noise <br> Differential Gain <br> Differential Phase <br> Crosstalk (AD8032 Only) | $\begin{aligned} & \mathrm{CE} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} p-\mathrm{p}, \mathrm{G}=+2 \\ & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{G}=+2 \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -62 \\ & -86 \\ & 15 \\ & 2.4 \\ & 5 \\ & 0.17 \\ & 0.11 \\ & -60 \end{aligned}$ |  |  | $\begin{aligned} & -62 \\ & -86 \\ & 15 \\ & 2.4 \\ & 5 \\ & 0.17 \\ & 0.11 \\ & -60 \end{aligned}$ |  | dBc <br> dBc <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> \% <br> Degrees <br> dB |
| DC PERFORMANCE |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=\frac{V_{C C}}{2} ; \mathrm{V}_{\mathrm{OUT}}=2.5 \mathrm{~V}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\begin{aligned} & \pm 1 \\ & \pm 6 \end{aligned}$ | $\begin{aligned} & \pm 6 \\ & \pm 10 \end{aligned}$ |  | $\begin{aligned} & \pm 0.5 \\ & \pm 1.6 \end{aligned}$ | $\begin{aligned} & \pm 1.5 \\ & \pm 2.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Offset Drift | $\mathrm{V}_{\mathrm{CM}}=\frac{V_{C C}}{2} ; \mathrm{V}_{\mathrm{OUT}}=2.5 \mathrm{~V}$ |  | $5$ |  |  | $5$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current <br> Input Offset Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=\frac{V_{C C}}{2} ; \mathrm{V}_{\mathrm{OUT}}=2.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ |  | $\begin{aligned} & 0.45 \\ & 50 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.0 \\ & 350 \end{aligned}$ |  | $\begin{aligned} & 0.45 \\ & 50 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.0 \\ & 250 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA |
| Open Loop Gain | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=\frac{V_{C C}}{2} ; \mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V} \text { to } 3.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ | $\begin{aligned} & 76 \\ & 74 \end{aligned}$ | 82 |  | $\begin{aligned} & 76 \\ & 74 \end{aligned}$ | 82 |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \end{gathered}$ |
| INPUT CHARACTERISTICS <br> Common-Mode Input Resistance Differential Input Resistance Input Capacitance Input Voltage Range Input Common-Mode Voltage Range Common-Mode Rejection Ratio Differential Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \text { to } 5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \text { to } 3.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 56 \\ & 66 \end{aligned}$ | $\begin{aligned} & 40 \\ & 280 \\ & 1.6 \\ & -0.5 \text { to } \\ & +5.5 \\ & -0.2 \text { to } \\ & +5.2 \\ & 70 \\ & 80 \end{aligned}$ | 3.4 | $\begin{aligned} & 56 \\ & 66 \end{aligned}$ | $\begin{aligned} & 40 \\ & 280 \\ & 1.6 \\ & -0.5 \text { to } \\ & +5.5 \\ & -0.2 \text { to } \\ & +5.2 \\ & 70 \\ & 80 \end{aligned}$ |  | $\mathrm{M} \Omega$ $\mathrm{k} \Omega$ pF V V dB dB V |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing Low Output Voltage Swing High Output Voltage Swing Low Output Voltage Swing High Output Current Short Circuit Current Capacitive Load Drive | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ <br> Sourcing <br> Sinking $\mathrm{G}=+2(\text { See Figure 41) }$ | $\begin{aligned} & +0.05 \\ & +4.95 \\ & +0.2 \\ & +4.8 \end{aligned}$ | $\begin{aligned} & +0.02 \\ & +4.98 \\ & +0.1 \\ & +4.9 \\ & 15 \\ & 28 \\ & -46 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & +0.05 \\ & +4.95 \\ & +0.2 \\ & +4.8 \end{aligned}$ | $\begin{aligned} & +0.02 \\ & +4.98 \\ & +0.1 \\ & +4.9 \\ & 15 \\ & 28 \\ & -46 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| POWER SUPPLY <br> Operating Range Quiescent Current per Amplifier Power Supply Rejection Ratio | $\begin{aligned} & \mathrm{V}_{\mathrm{S}^{-}}=0 \mathrm{~V} \text { to }-1 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V} \text { to }+6 \mathrm{t} \end{aligned}$ | $+2.7$ <br> 75 | $\begin{aligned} & 800 \\ & 86 \end{aligned}$ | $\begin{aligned} & +12 \\ & 1400 \end{aligned}$ | $+2.7$ <br> 75 | $\begin{aligned} & 800 \\ & 86 \end{aligned}$ | $\begin{aligned} & +12 \\ & 1400 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> dB |

Specifications subject to change without notice.

## AD8031/AD8032-SPECIFICATIONS

## $\pm 5 \mathrm{~V}$ Supply ( $@ \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $0 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=2.5 \mathrm{k} \Omega$ unless otherwise noted)

| Parameter | Conditions | AD8031A/AD8032A |  |  | AD8031B/AD8032B |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| DYNAMIC PERFORMANCE <br> -3 dB Small Signal Bandwidth <br> Slew Rate <br> Settling Time to $0.1 \%$ | $\begin{aligned} & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}<0.4 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{G}=-1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \text { Step } \\ & \mathrm{G}=-1, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \text { Step, } \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & 54 \\ & 30 \end{aligned}$ | $\begin{aligned} & 80 \\ & 35 \\ & 125 \end{aligned}$ |  | $\begin{aligned} & 54 \\ & 30 \end{aligned}$ | $\begin{aligned} & 80 \\ & 35 \\ & 125 \end{aligned}$ |  | MHz <br> V/ $\mu \mathrm{s}$ <br> ns |
| DISTORTION/NOISE PERFORMA <br> Total Harmonic Distortion <br> Input Voltage Noise <br> Input Current Noise <br> Differential Gain <br> Differential Phase <br> Crosstalk (AD8032 Only) | $\begin{aligned} & \mathrm{CE} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \text { p-p, } \mathrm{G}=+2 \\ & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{G}=+2 \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -62 \\ & -86 \\ & 15 \\ & 2.4 \\ & 5 \\ & 0.15 \\ & 0.15 \\ & -60 \end{aligned}$ |  |  | $\begin{aligned} & -62 \\ & -86 \\ & 15 \\ & 2.4 \\ & 5 \\ & 0.15 \\ & 0.15 \\ & -60 \end{aligned}$ |  | dBc <br> dBc <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> \% <br> Degrees <br> dB |
| DC PERFORMANCE <br> Input Offset Voltage <br> Offset Drift <br> Input Bias Current <br> Input Offset Current Open Loop Gain | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{OUT}}= \pm 2 \mathrm{~V}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & 76 \\ & 74 \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & \pm 6 \\ & 5 \\ & 0.45 \\ & \\ & 50 \\ & 80 \end{aligned}$ | $\begin{aligned} & \pm 6 \\ & \pm 10 \\ & \\ & 1.2 \\ & 2.0 \\ & 350 \end{aligned}$ | $\begin{aligned} & 76 \\ & 74 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 1.6 \\ & 5 \\ & 0.45 \\ & \\ & 50 \\ & 80 \end{aligned}$ | $\begin{aligned} & \pm 1.5 \\ & \pm 2.5 \\ & \\ & 1.2 \\ & 2.0 \\ & 250 \end{aligned}$ | mV <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA <br> dB <br> dB |
| INPUT CHARACTERISTICS <br> Common-Mode Input Resistance Differential Input Resistance Input Capacitance Input Voltage Range Input Common-Mode Voltage Range Common-Mode Rejection Ratio Differential/Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=-5 \mathrm{~V} \text { to }+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=-5 \mathrm{~V} \text { to }+3.5 \mathrm{~V} \end{aligned}$ | $60$ $66$ | $\begin{aligned} & 40 \\ & 280 \\ & 1.6 \\ & -5.5 \text { to } \\ & +5.5 \\ & -5.2 \text { to } \\ & +5.2 \\ & 80 \\ & 90 \end{aligned}$ | 3.4 | $\begin{aligned} & 60 \\ & 66 \end{aligned}$ | $\begin{aligned} & 40 \\ & 280 \\ & 1.6 \\ & -5.5 \text { to } \\ & +5.5 \\ & -5.2 \text { to } \\ & +5.2 \\ & 80 \\ & 90 \end{aligned}$ |  | $\mathrm{M} \Omega$ <br> $\mathrm{k} \Omega$ <br> pF <br> V <br> V <br> dB <br> dB <br> V |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing Low Output Voltage Swing High Output Voltage Swing Low Output Voltage Swing High Output Current Short Circuit Current Capacitive Load Drive | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ <br> Sourcing <br> Sinking $G=+2(\text { See Figure } 41)$ | $\begin{aligned} & -4.94 \\ & +4.94 \\ & -4.7 \\ & +4.7 \end{aligned}$ | $\begin{aligned} & -4.98 \\ & +4.98 \\ & -4.85 \\ & +4.75 \\ & 15 \\ & 35 \\ & -50 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & -4.94 \\ & +4.94 \\ & -4.7 \\ & +4.7 \end{aligned}$ | $\begin{aligned} & -4.98 \\ & +4.98 \\ & -4.85 \\ & +4.75 \\ & 15 \\ & 35 \\ & -50 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLY <br> Operating Range Quiescent Current per Amplifier Power Supply Rejection Ratio | $\begin{aligned} & \mathrm{V}_{\mathrm{S}^{-}}=-5 \mathrm{~V} \text { to }-6 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V} \text { to }+6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \pm 1.35 \\ & 76 \end{aligned}$ | 900 <br> 86 | $\begin{aligned} & \pm 6 \\ & 1600 \end{aligned}$ | $\begin{aligned} & \pm 1.35 \\ & 76 \end{aligned}$ | $\begin{aligned} & 900 \\ & 86 \end{aligned}$ | $\begin{aligned} & \pm 6 \\ & 1600 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> dB |

[^1]
## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| Supply Voltage | . 6 V |
| :---: | :---: |
| Internal Power Dissipation ${ }^{2}$ |  |
| Plastic DIP Package (N) | 1.3 Watts |
| Small Outline Package (R) | 0.8 Watts |
| $\mu$ SOIC (RM) | 0.6 Watts |
| SOT-23-5 (RT) | 0.5 Watts |
| Input Voltage (Common-Mode) | $\pm \mathrm{V}_{\mathrm{S}} \pm 0.5 \mathrm{~V}$ |
| Differential Input Voltage | $\pm 3.4 \mathrm{~V}$ |
| Output Short Circuit Duration |  | Output Short Circuit Duration


| Storage Temperature Range (N, R, RM, RT) $-65^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ <br> Lead Temperature Range (Soldering 10 sec ) <br> NOTES <br> ${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. <br> ${ }^{2}$ Specification is for the device in free air: <br> 8-Lead Plastic DIP Package: $\theta_{\mathrm{JA}}=90^{\circ} \mathrm{C} / \mathrm{W}$. <br> 8 -Lead SOIC Package: $\theta_{\mathrm{JA}}=155^{\circ} \mathrm{C} / \mathrm{W}$. <br> 8 -Lead $\mu$ SOIC Package: $\theta_{\mathrm{JA}}=200^{\circ} \mathrm{C} / \mathrm{W}$. <br> 5-Lead SOT-23-5 Package: $\theta_{\mathrm{JA}}=240^{\circ} \mathrm{C} / \mathrm{W}$. |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8031/AD8032 are limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition
temperature of the plastic, approximately $+150^{\circ} \mathrm{C}$. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of $+175^{\circ} \mathrm{C}$ for an extended period can result in device failure.
While the AD8031/AD8032 are internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature $\left(+150^{\circ} \mathrm{C}\right)$ is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves shown in Figure 2.


Figure 2. Maximum Power Dissipation vs. Temperature

## ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Descriptions | Package <br> Options | Brand <br> Code |
| :--- | :--- | :--- | :--- | :--- |
| AD8031AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Plastic DIP | N-8 |  |
| AD8031AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC | SO-8 |  |
| AD8031AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 13" Tape and Reel | SO-8 |  |
| AD8031AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 7" Tape and Reel | SO-8 | H0A |
| AD8031ART-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 13" Tape and Reel | RT-5 | H0A |
| AD8031ART-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 77 Tape and Reel | RT-5 | H0A |
| AD8031BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Plastic DIP | N-8 |  |
| AD8031BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC | SO-8 |  |
| AD8031BR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 13" Tape and Reel | SO-8 |  |
| AD8031BR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 7" Tape and Reel | SO-8 |  |
|  |  |  |  |  |
| AD8032AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Plastic DIP | N-8 |  |
| AD8032AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC | SO-8 |  |
| AD8032AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 13" Tape and Reel | SO-8 |  |
| AD8032AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 7" Tape and Reel | SO-8 | H9A |
| AD8032ARM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead $\mu$ SOIC | RM-8 | H9A |
| AD8032ARM-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 13" Tape and Reel | RM-8 | H9A |
| AD8032ARM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 7" Tape and Reel | RM-8 | H9A |
| AD8032BN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Plastic DIP | N-8 |  |
| AD8032BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC | SO-8 |  |
| AD8032BR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 13" Tape and Reel | SO-8 |  |
| AD8032BR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 7" Tape and Reel | SO-8 |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8031/AD8032 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD8031/AD8032-Typical Performance Characteristics



Figure 3. Typical $V_{O S}$ Distribution @ $V_{S}=5 V$


Figure 4. Input Offset Voltage vs. Temperature


Figure 5. Input Bias Current vs. Temperature


Figure 6. Input Bias Current vs. Common-Mode Voltage


Figure 7. Vos vs. Common-Mode Voltage


Figure 8. Supply Current vs. Temperature


Figure 9. +Output Saturation Voltage vs. $R_{\text {LOAD }} @+85^{\circ} \mathrm{C}$


Figure 10. + Output Saturation Voltage vs. $R_{\text {LOAD }} @+25^{\circ} \mathrm{C}$


Figure 11. +Output Saturation Voltage vs. $R_{\text {LOAD }} @-40^{\circ} \mathrm{C}$


Figure 12. -Output Saturation Voltage vs. $R_{\text {LOAD }} @+85^{\circ} \mathrm{C}$


Figure 13. -Output Saturation Voltage vs. $R_{\text {LOAD }} @+25^{\circ} \mathrm{C}$


Figure 14. -Output Saturation Voltage vs. $R_{\text {LOAD }} @-40^{\circ} \mathrm{C}$

## AD8031/AD8032-Typical Performance Characteristics



Figure 15. Open-Loop Gain ( $A_{O L}$ ) vs. $R_{L O A D}$


Figure 16. Open-Loop Gain ( $A_{O L}$ ) vs. Temperature


Figure 17. Open-Loop Gain ( $A_{O L}$ ) vs. Vout


Figure 18. Differential Input Overvoltage I-V Characteristics


Figure 19. Differential Gain and Phase @ $V_{S}= \pm 5 V$; $R_{L}=1 \mathrm{k} \Omega$


Figure 20. Input Voltage Noise vs. Frequency


Figure 21. Unity Gain , $-3 d B$ Bandwidth


Figure 22. Closed-Loop Gain vs. Temperature


Figure 23. Closed-Loop Gain vs. Supply Voltage


Figure 24. Open-Loop Frequency Response


Figure 25. Total Harmonic Distortion vs. Frequency; $G=+1$


Figure 26. Total Harmonic Distortion vs. Frequency; $\mathbf{G}=+2$

## AD8031/AD8032-Typical Performance Characteristics



Figure 27. Large Signal Response


Figure 28. $R_{\text {OUt }}$ vs. Frequency


Figure 29. CMRR vs. Frequency


Figure 30. PSRR vs. Frequency


Figure 31. Output Voltage


Figure 32. Output Voltage Phase Reversal Behavior


Figure 33. Output Swing


50ns/Div
Figure 34. 1 V Step Response


Figure 35. Output Swing


Figure 36. 100 mV Step Response


Figure 37. Crosstalk vs. Frequency

## AD8031/AD8032

## THEORY OF OPERATION

The AD8031/AD8032 are single and dual versions of high speed, low power voltage feedback amplifiers featuring an innovative architecture that maximizes the dynamic range capability on the inputs and outputs. Linear input common-mode range exceeds either supply voltage by 200 mV , and the amplifiers show no phase reversal up to 500 mV beyond supply. The output swings to within 20 mV of either supply when driving a light load; 300 mV when driving up to 5 mA .

Fabricated on Analog Devices' XFCB, a 4 GHz dielectrically isolated fully complementary bipolar process, the amplifier provides an impressive 80 MHz bandwidth when used as a follower and $30 \mathrm{~V} / \mu \mathrm{s}$ slew rate at only $800 \mu \mathrm{~A}$ supply current. Careful design allows the amplifier to operate with a supply voltage as low as 2.7 volts.

## Input Stage Operation

A simplified schematic of the input stage appears in Figure 38. For common-mode voltages up to 1.1 volts within the positive supply, ( 0 V to 3.9 V on a single 5 V supply) tail current I2 flows through the PNP differential pair, Q13 and Q17. Q5 is cut off; no bias current is routed to the parallel NPN differential pair Q2 and Q3. As the common-mode voltage is driven within 1.1 V of the positive supply, Q 5 turns on and routes the tail current away from the PNP pair and to the NPN pair. During this transition region, the amplifier's input current will change magnitude and direction. Reusing the same tail current ensures that the input stage has the same transconductance (which determines the amplifier's gain and bandwidth) in both regions of operation.

Switching to the NPN pair as the common-mode voltage is driven beyond 1 V within the positive supply allows the amplifier to provide useful operation for signals at either end of the supply voltage range and eliminates the possibility of phase reversal for input signals up to 500 mV beyond either power supply. Offset voltage will also change to reflect the offset of the input pair in control. The transition region is small, on the order of 180 mV . These sudden changes in the dc parameters of the input stage can produce glitches that will adversely affect distortion.

## Overdriving the Input Stage

Sustained input differential voltages greater than 3.4 volts should be avoided as the input transistors may be damaged. Input clamp diodes are recommended if the possibility of this condition exists.
The voltages at the collectors of the input pairs are set to 200 mV from the power supply rails. This allows the amplifier to remain in linear operation for input voltages up to 500 mV beyond the supply voltages. Driving the input common-mode voltage beyond that point will forward bias the collector junction of the input transistor, resulting in phase reversal. Sustaining this condition for any length of time should be avoided as it is easy to exceed the maximum allowed input differential voltage when the amplifier is in phase reversal.


Figure 38. Simplified Schematic of AD8031 Input Stage

## Output Stage, Open-Loop Gain and Distortion vs. Clearance from Power Supply

The AD8031 features a rail-to-rail output stage. The output transistors operate as common emitter amplifiers, providing the output drive current as well as a large portion of the amplifier's open-loop gain.


Figure 39. Output Stage Simplified Schematic
The output voltage limit depends on how much current the output transistors are required to source or sink. For applications with very low drive requirements (a unity gain follower driving another amplifier input, for instance), the AD8031 typically swings within 20 mV of either voltage supply. As the required current load increases, the saturation output voltage will increase linearly as $\mathrm{I}_{\text {LOAD }} \times \mathrm{R}_{\mathrm{C}}$, where $\mathrm{I}_{\text {LOAD }}$ is the required load current and $\mathrm{R}_{\mathrm{C}}$ is the output transistor collector resistance. For the AD8031, the collector resistances for both output transistors are typically $25 \Omega$. As the current load exceeds the rated output current of 15 mA , the amount of base drive current required to drive the output transistor into saturation will reach its limit, and the amplifier's output swing will rapidly decrease.
The open-loop gain of the AD8031 decreases approximately linearly with load resistance and also depends on the output voltage. Open-loop gain stays constant to within 250 mV of the positive power supply, 150 mV of the negative power supply and then decreases as the output transistors are driven further into saturation.

The distortion performance of the AD8031/AD8032 amplifiers differs from conventional amplifiers. Typically an amplifier's distortion performance degrades as the output voltage amplitude increases.
Used as a unity gain follower, the AD8031/AD8032 output will exhibit more distortion in the peak output voltage region around $\mathrm{V}_{\mathrm{CC}}-0.7 \mathrm{~V}$. This unusual distortion characteristic is caused by the input stage architecture and is discussed in detail in the section covering "Input Stage Operation."

## Output Overdrive Recovery

Output overdrive of an amplifier occurs when the amplifier attempts to drive the output voltage to a level outside its normal range. After the overdrive condition is removed, the amplifier must recover to normal operation in a reasonable amount of time. As shown in Figure 40, the AD8031/AD8032 recover within 100 ns from negative overdrive and within 80 ns from positive overdrive.


Figure 40. Overdrive Recovery

## Driving Capacitive Loads

Capacitive loads interact with an op amp's output impedance to create an extra delay in the feedback path. This reduces circuit stability, and can cause unwanted ringing and oscillation. A given value of capacitance causes much less ringing when the amplifier is used with a higher noise gain.
The capacitive load drive of the AD8031/AD8032 can be increased by adding a low valued resistor in series with the capacitive load. Introducing a series resistor tends to isolate the capacitive load from the feedback loop, thereby, diminishing its influence. Figure 41 shows the effects of a series resistor on capacitive drive for varying voltage gains. As the closed-loop gain is increased, the larger phase margin allows for larger capacitive loads with less overshoot. Adding a series resistor at lower closed-loop gains accomplishes the same effect. For large capacitive loads, the frequency response of the amplifier will be dominated by the roll-off of the series resistor and capacitive load.


Figure 41. Capacitive Load Drive vs. Closed-Loop Gain

## AD8031/AD8032

## APPLICATIONS

## A $2 \mathbf{M H z}$ Single Supply Biquad Bandpass Filter

Figure 42 shows a circuit for a single supply biquad bandpass filter with a center frequency of 2 MHz . A 2.5 V bias level is easily created by connecting the noninverting inputs of all three op amps to a resistor divider consisting of two $1 \mathrm{k} \Omega$ resistors connected between +5 V and ground. This bias point is also decoupled to ground with a $0.1 \mu \mathrm{~F}$ capacitor. The frequency response of the filter is shown in Figure 43.
In order to maintain an accurate center frequency, it is essential that the op amp has sufficient loop gain at 2 MHz . This requires the choice of an op amp with a significantly higher unity gain crossover frequency. The unity gain crossover frequency of the AD8031/AD8032 is 40 MHz . Multiplying the open-loop gain by the feedback factors of the individual op amp circuits yields the loop gain for each gain stage. From the feedback networks of the individual op amp circuits, we can see that each op amp has a loop gain of at least 21 dB . This level is high enough to ensure that the center frequency of the filter is not affected by the op amp's bandwidth. If, for example, an op amp with a gain bandwidth product of 10 MHz was chosen in this application, the resulting center frequency would shift by $20 \%$ to 1.6 MHz .


Figure 42. A 2 MHz Biquad Bandpass Filter Using AD8031/ AD8032


Figure 43. Frequency Response of 2 MHz Bandpass Filter

## High Performance Single Supply Line Driver

Even though the AD8031/AD8032 swing close to both rails, the AD8031 has optimum distortion performance when the signal has a common-mode level half way between the supplies and when there is about 500 mV of headroom to each rail. If low distortion is required in single supply applications for signals that swing close to ground, an emitter follower circuit can be used at the op amp output.


Figure 44. Low Distortion Line Driver for Single Supply Ground Referenced Signals

Figure 44 shows the AD8031 configured as a single supply gain-of-2 line driver. With the output driving a back terminated $50 \Omega$ line, the overall gain from $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$ is unity. In addition to minimizing reflections, the $50 \Omega$ back termination resistor protects the transistor from damage if the cable is short circuited. The emitter follower, which is inside the feedback loop, ensures that the output voltage from the AD8031 stays about 700 mV above ground. Using this circuit, very low distortion is attainable even when the output signal swings to within 50 mV of ground. The circuit was tested at 500 kHz and 2 MHz . Figures 45 and 46 show the output signal swing and frequency spectrum at 500 kHz . At this frequency, the output signal (at $\mathrm{V}_{\text {OUT }}$ ), which has a peak-to-peak swing of $1.95 \mathrm{~V}(50 \mathrm{mV}$ to 2 V$)$, has a THD of $-68 \mathrm{~dB}(S F D R=-77 \mathrm{~dB})$.


Figure 45. Output Signal Swing of Low Distortion Line Driver at 500 kHz


Figure 46. THD of Low Distortion Line Driver at 500 kHz

Figures 47 and 48 show the output signal swing and frequency spectrum at 2 MHz . As expected, there is some degradation in signal quality at the higher frequency. When the output signal has a peak-to-peak swing of 1.45 V (swinging from 50 mV to 1.5 V ), the THD is $-55 \mathrm{~dB}(\mathrm{SFDR}=-60 \mathrm{~dB})$.

This circuit could also be used to drive the analog input of a single supply high speed ADC whose input voltage range is referenced to ground (e.g., 0 V to 2 V or 0 V to 4 V ). In this case, a back termination resistor is not necessary (assuming a short physical distance from transistor to ADC), so the emitter of the external transistor would be connected directly to the ADC input. The available output voltage swing of the circuit would, therefore be doubled.


Figure 47. Output Signal Swing of Low Distortion Line Driver at 2 MHz


Figure 48. THD of Low Distortion Line Driver at 2 MHz

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


8-Lead $\mu$ SOIC
(RM-8)


5-Lead Plastic Surface Mount (SOT-23)
(RT-5)



[^0]:    Specifications subject to change without notice.

[^1]:    Specifications subject to change without notice.

