

# CY7C1021

### Features

• High speed

—t<sub>AA</sub> = 12 ns

- CMOS for optimum speed/power
- Low active power
  - —1320 mW (max.)
- Automatic power-down when deselected
- Independent Control of Upper and Lower bits
- Available in 44-pin TSOP II and 400-mil SOJ

## **Functional Description**

The CY7C1021 is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

 $\frac{\text{Writing}}{(\overline{\text{CE}})}$  and Write Enable (WE) inputs LOW. If Byte Low Enable


# 64K x 16 Static RAM

(BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified <u>on the</u> address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the write enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in <u>a</u> high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the BHE and BLE are disabled ( $\overline{BHE}$ , BLE HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1021 is available in standard 44-pin TSOP Type II and 400-mil-wide SOJ packages.



## **Selection Guide**

		7C1021-10	7C1021-12	7C1021-15	7C1021-20
Maximum Access Time (ns)		10	12	15	20
Maximum Operating Current (mA)	Commercial	220	220	220	220
Maximum CMOS Standby Current (mA)	Commercial	5	5	5	5
	L	0.5	0.5	0.5	0.5

Shaded areas contain preliminary information.

Cypress Semiconductor Corporation Document #: 38-05054 Rev. \*\* 3901 North First Street • San Jose • CA 95134 • 408-943-2600 Revised August 24, 2001



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide lines, not tested.)	э-
Storage Temperature65°C to +150°C	)
Ambient Temperature with Power Applied55°C to +125°C	2

Supply Voltage on  $V_{CC}$  to Relative  $\text{GND}^{[1]}\,...\,\text{--}0.5\text{V}$  to +7.0V DC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......-0.5V to  $V_{CC}\text{+}0.5\text{V}$ 

DC Input Voltage<sup>[1]</sup> .....-0.5V to V<sub>CC</sub>+0.5V

## Electrical Characteristics Over the Operating Range

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	.>2001V

Latch-Up Current......>200 mA

## **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	v <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

		Test Conditions		7C1021-10 7C1021-12 7				7C10	21-15	7C10	′C1021-20	
Parameter	Description			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA	′ <sub>CC</sub> = Min., <sub>DL</sub> = 8.0 mA				0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	6.0	2.2	6.0	2.2	6.0	2.2	6.0	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>			-0.5	0.8	-0.5	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	$OND \leq V_I \leq V_{CC}$		+1	-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC}$ , Output Disabled		-1	+1	-1	+1	-5	+5	-5	+5	μΑ
I <sub>OS</sub>	Output Short Circuit Current <sup>[3]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND			-300		-300		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$			220		220		220		200	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} \underline{Max.} \ V_{CC}, \\ \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \ or \\ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$			40		40		40		40	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,			5		5		5		5	mA
	Power-Down Current —CMOS Inputs	$\begin{array}{l} CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ or \ V_{IN} \leq 0.3V, \ f=0 \end{array}$	L		0.5		0.5		0.5		0.5	mA

Shaded areas contain preliminary information.

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:


1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.

2. T<sub>A</sub> is the case temperature.

Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
Tested initially and after any design or process changes that may affect these parameters.



## AC Test Loads and Waveforms



## Switching Characteristics<sup>[5]</sup> Over the Operating Range

		7C1021-10		7C1021-12		7C1021-15		7C1021-20		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	ĹĒ	•				•	•			
t <sub>RC</sub>	Read Cycle Time	10		12		15		20		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15		20	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15		20	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7		9	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	0		0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		5		6		7		9	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		5		6		7		9	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		10		12		15		20	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6		7		9	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		5		6		7		9	ns
WRITE CYC	LE <sup>[8]</sup>									
t <sub>WC</sub>	Write Cycle Time	10		12		15		20		ns
t <sub>SCE</sub>	CE LOW to Write End	8		9		10		12		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		8		10		12		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		10		12		ns
t <sub>SD</sub>	Data Set-Up to Write End	5		6		8		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		5		6		7		9	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		9		12		ns

Shaded areas contain preliminary information.

Notes:

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified 5. I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.


6.

7.


At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.  $t_{HZOE}$ ,  $t_{HZBE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. 8.



## **Switching Waveforms**



## Read Cycle No. 2 (OE Controlled)<sup>[10, 11]</sup>



#### Notes:


Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BHE} = V_{IL}$ .  $\overline{WE}$  is HIGH for read cycle. Address valid prior to or coincident with  $\overline{CE}$  transition LOW. 9.

10. 11.




## Switching Waveforms (continued)

# Write Cycle No. 1 ( $\overline{CE}$ Controlled)<sup>[12, 13]</sup>



Write Cycle No. 2 (BLE or BHE Controlled)




#### Notes:

12. Data I/O is high impedance if OE or BHE and/or BLE = V<sub>IH</sub>.
13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



## Switching Waveforms (continued)





## **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>1</sub> –I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write - All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High Z	Write - Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data In	Write - Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1021-10VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021-10ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1021L-10ZC	Z44	44-Lead TSOP Type II	Commercial
12	CY7C1021-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021-12VI	V34	44-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1021-12ZC	Z44	44-Lead TSOP Type II	Commercial
15	CY7C1021-15VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021-15VI	V34	44-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1021-15ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1021-15ZI	Z44	44-Lead TSOP Type II	Industrial
	CY7C1021L-15ZC	Z44	44-Lead TSOP Type II	Commercial
20	CY7C1021-20VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021-20ZC	Z44	44-Lead TSOP Type II	Commercial

Shaded areas contain preliminary information.

## Package Diagrams

### 44-Lead (400-Mil) Molded SOJ V34






Package Diagrams (continued)


44-Pin TSOP II Z44

DIMENSION IN MM (INCH) MAX MIN.



Page 8 of 9

© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Downloaded from Elcodis.com electronic components distributor



Document Title: CY7C1021 64K x 16 Static RAM Document Number: 38-05054							
REV.	V. ECN NO. Issue Orig. of Date Change			Description of Change			
**	107156	09/10/01	SZV	Change from Spec number: 38-00224 to 38-05054			