## DAC1020/DAC1021/DAC1022

## 10-Bit Binary Multiplying D/A Converter

DAC1220/DAC1222

## 12-Bit Binary Multiplying D/A Converter

## General Description

The DAC1020 and the DAC1220 are, respectively, 10 and 12-bit binary multiplying digital-to-analog converters. A deposited thin film R-2R resistor ladder divides the reference current and provides the circuit with excellent temperature tracking characteristics $\left(0.0002 \% /{ }^{\circ} \mathrm{C}\right.$ linearity error temperature coefficient maximum). The circuit uses CMOS current switches and drive circuitry to achieve low power consumption ( 30 mW max) and low output leakages ( 200 nA max). The digital inputs are compatible with DTL/TTL logic levels as well as full CMOS logic level swings. This part, combined with an external amplifier and voltage reference, can be used as a standard D/A converter; however, it is also very attractive for multiplying applications (such as digitally controlled gain blocks) since its linearity error is essentially independent of the voltage reference. All inputs are protected from damage due to static discharge by diode clamps to $\mathrm{V}^{+}$ and ground.
This part is available with 10 -bit ( $0.05 \%$ ), 9-bit ( $0.10 \%$ ), and 8 -bit ( $0.20 \%$ ) non-linearity guaranteed over temperature
(note 1 of electrical characteristics). The DAC1020, DAC1021 and DAC1022 are direct replacements for the 10bit resolution AD7520 and AD7530 and equivalent to the AD7533 family. The DAC1220 and DAC1222 are direct replacements for the 12-bit resolution AD7521 and AD7531 family.

## Features

- Linearity specified with zero and full-scale adjust only

■ Non-linearity guaranteed over temperature

- Integrated thin film on CMOS structure
- 10-bit or 12-bit resolution
- Low power dissipation 10 mW @15V typ
- Accepts variable or fixed reference $-25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{REF}} \leq 25 \mathrm{~V}$
- 4-quadrant multiplying capability

■ Interfaces directly with DTL, TTL and CMOS

- Fast settling time-500 ns typ
- Low feedthrough error- $1 / 2$ LSB @ 100 kHz typ

Equivalent Circuit
Note. Switches shown in digital high state


TL/H/5689-1
Ordering Information
10-BIT D/A CONVERTERS

| Temperature Range |  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NonLinearity | 0.05\% | DAC1020LCN | AD7520LN,AD7530LN | DAC1020LCV | $V$ DAC1020LIV |
|  | 0.10\% | DAC1021LCN | AD7520KN,AD7530KN |  |  |
|  | 0.20\% | DAC1022LCN | AD7520JN,AD7530JN |  |  |
| Package Outline |  | N16A |  | V20A |  |
| 12-BIT D/A CONVERTERS |  |  |  |  |  |
| Temperature Range |  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| NonLinearity | 0.05\% | DAC1220LCN | AD7521LN,AD7531LN | DAC1220LCJ | AD7521LD,AD7531LD |
|  | 0.20\% | DAC1222LCN | AD7521JN,AD7531JN | DAC1222LCJ | AD7521JD,AD7531JD |
| Package Outline |  | N18A |  | J18A |  |

[^0]| Absolute Maximum Ratings (Note 5) |  | Operating Ratings | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. |  | Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  |
|  |  | DAC1020LIV, DAC1220LCJ, |  |  |  |
| V + to Gnd | 17V | DAC1222LCJ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {REF }}$ to Gnd | $\pm 25 \mathrm{~V}$ | DAC1020LCN, DAC1020LCV, |  |  |  |
| Digital Input Voltage Range | $\mathrm{V}+$ to Gnd | DAC1021LCN | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| DC Voltage at Pin 1 or Pin 2 (Note 3) | -100 mV to $\mathrm{V}^{+}$ | DAC1022LCN, DAC1220LCN | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | DAC1222LCN | 0 | $+70$ | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec . |  |  |  |  |  |
| Dual-In-Line Package (plastic) | $260^{\circ} \mathrm{C}$ |  |  |  |  |
| Dual-In-Line Package (ceramic) | $300^{\circ} \mathrm{C}$ |  |  |  |  |
| ESD Susceptibility (Note 4) | 800 V |  |  |  |  |

Electrical Characteristics $\left(\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=10.000 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise specified)

| Parameter | Conditions | DAC1020, DAC1021, DAC1022 |  |  | DAC1220, DAC1222 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Resolution |  | 10 |  |  | 12 |  |  | Bits |
| Linearity Error <br> 10-Bit Parts <br> 9-Bit Parts <br> 8-Bit Parts | $\begin{aligned} & \mathrm{T}_{\text {MIN }}<\mathrm{T}_{\mathrm{A}}<\mathrm{T}_{\text {MAX }}, \\ & -10 \mathrm{~V}<\mathrm{V}_{\text {REF }}<+10 \mathrm{~V} \text {, } \\ & \text { (Note 1) End Point Adjustment Only } \\ & \text { (See Linearity Error in Definition of Terms) } \\ & \text { DAC1020, DAC1220 } \\ & \text { DAC1021 } \\ & \text { DAC1022, DAC1222 } \end{aligned}$ |  |  | $\begin{aligned} & 0.05 \\ & 0.10 \\ & 0.20 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 0.05 \\ & 0.10 \\ & 0.20 \end{aligned}$ | $\begin{aligned} & \text { \% FSR } \\ & \text { \% FSR } \\ & \text { \% FSR } \end{aligned}$ |
| Linearity Error Tempco | $-10 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq+10 \mathrm{~V},$ <br> (Notes 1 and 2) |  |  | 0.0002 |  |  | 0.0002 | \% FS $/{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error | $\begin{aligned} & -10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{REF}} \leq+10 \mathrm{~V}, \\ & \text { (Notes } 1 \text { and } 2 \text { ) } \end{aligned}$ |  | 0.3 | 1.0 |  | 0.3 | 1.0 | \% FS |
| Full-Scale Error Tempco | $\mathrm{T}_{\mathrm{MIN}}<\mathrm{T}_{\mathrm{A}}<\mathrm{T}_{\mathrm{MAX}}$, (Note 2) |  |  | 0.001 |  |  | 0.001 | \% FS/ $/{ }^{\circ} \mathrm{C}$ |
| Output Leakage Current IOUT 1 IOUT 2 | $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}$ <br> All Digital Inputs Low <br> All Digital Inputs High |  |  | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ |  |  | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| Power Supply Sensitivity | All Digital Inputs High, $14 \mathrm{~V} \leq \mathrm{V}^{+} \leq 16 \mathrm{~V}$, (Note 2), (Figure 2) |  | 0.005 |  |  | 0.005 |  | \% FS/V |
| $\mathrm{V}_{\text {REF }}$ Input Resistance |  | 10 | 15 | 20 | 10 | 15 | 20 | k $\Omega$ |
| Full-Scale Current Settling Time | $R_{L}=100 \Omega \text { from } 0 \text { to } 99.95 \%$ FS <br> All Digital Inputs Switched Simultaneously |  | 500 |  |  | 500 |  | ns |
| $V_{\text {REF }}$ Feedthrough | All Digital Inputs Low, <br> $V_{\text {REF }}=20 \mathrm{Vp}-\mathrm{p}$ @ 100 kHz <br> J Package (Note 4) <br> N Package |  | $\begin{aligned} & 6 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & 9 \\ & 5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 6 \\ & 2 \end{aligned}$ | $\begin{aligned} & 10 \\ & 9 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & m \vee p-p \\ & m \vee p-p \\ & m \vee p-p \end{aligned}$ |
| Output Capacitance IOUT 1 IOUT 2 | All Digital Inputs Low All Digital Inputs High All Digital Inputs Low All Digital Inputs High |  | $\begin{gathered} 40 \\ 200 \\ 200 \\ 40 \end{gathered}$ |  |  | $\begin{gathered} 40 \\ 200 \\ 200 \\ 40 \end{gathered}$ |  | pF <br> pF <br> pF <br> pF |

Electrical Characteristics $\left(\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=10.000 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise specified) (Continued)

| Parameter | Conditions | DAC1020, DAC1021, DAC1022 |  |  | DAC1220, DAC1222 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Digital Input Low Threshold High Threshold | (Figure 1) <br> $\mathrm{T}_{\text {MIN }}<\mathrm{T}_{A}<\mathrm{T}_{\text {MAX }}$ <br> $T_{\text {MIN }}<T_{A}<T_{\text {MAX }}$ | 2.4 |  | 0.8 | 2.4 |  | 0.8 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \hline \end{aligned}$ |
| Digital Input Current | $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{A} \leq \mathrm{T}_{\text {MAX }}$ Digital Input High Digital Input Low |  | $\begin{gathered} 1 \\ -50 \end{gathered}$ | $\begin{gathered} 100 \\ -200 \end{gathered}$ |  | $\begin{gathered} 1 \\ -50 \end{gathered}$ | $\begin{gathered} 100 \\ -200 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Supply Current | All Digital Inputs High All Digital Inputs Low |  | $\begin{aligned} & 0.2 \\ & 0.6 \end{aligned}$ | $\begin{gathered} 1.6 \\ 2 \end{gathered}$ |  | $\begin{aligned} & 0.2 \\ & 0.6 \end{aligned}$ | $\begin{gathered} 1.6 \\ 2 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Operating Power Supply Range | (Figures 1 and 2) | 5 |  | 15 | 5 |  | 15 | V |

Note 1: $V_{\text {REF }}= \pm 10 \mathrm{~V}$ and $\mathrm{V}_{\text {REF }}= \pm 1 \mathrm{~V}$. A linearity error temperature coefficient of $0.0002 \% \mathrm{FS}$ for a $45^{\circ} \mathrm{C}$ rise only guarantees $0.009 \%$ maximum change in linearity error. For instance, if the linearity error at $25^{\circ} \mathrm{C}$ is $0.045 \%$ FS it could increase to $0.054 \%$ at $70^{\circ} \mathrm{C}$ and the DAC will be no longer a 10 -bit part. Note, however, that the linearity error is specified over the device full temperature range which is a more stringent specification since it includes the linearity error temperature coefficient.
Note 2: Using internal feedback resistor as shown in Figure 3.
Note 3: Both IOUT 1 and IOUT 2 must go to ground or the virtual ground of an operational amplifier. If $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$, every millivolt offset between IOUT 1 or lout 2, $0.005 \%$ linearity error will be introduced.
Note 4: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor
Note 5: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating he device beyond its specified operating conditions.
Note 6: The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_{J M A X}, \theta_{J A}$, and the ambient temepature, $T_{A}$. The maximum allowable power dissipation at any temperature is $P_{D}=\left(T_{J M A X}-T_{A}\right) / \theta_{J A}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $\mathrm{T}_{\mathrm{JMAX}}=125^{\circ} \mathrm{C}$, and the typical junction-to-ambient thermal resistance of the J 18 package when board mounted is $85^{\circ} \mathrm{C} / \mathrm{W}$. For the N 18 package, $\theta_{\mathrm{JA}}$ is $120^{\circ} \mathrm{C} / \mathrm{W}$, for the N 16 this number is $125^{\circ} \mathrm{C} / \mathrm{W}$, and for the V20 this number is $95^{\circ} \mathrm{C} / \mathrm{W}$.

## Typical Performance Characteristics



FIGURE 1. Digital Input Threshold vs Ambient Temperature


FIGURE 2. Gain Error Variation vs V +

## Typical Applications

The following applications are also valid for 12-bit systems using the DAC1220 and 2 additional digital inputs.
Operational Amplifier Bias Current (Figure 3)
The op amp bias current, $\mathrm{l}_{\mathrm{b}}$, flows through the 15 k internal feedback resistor. BI-FET op amps have low $\mathrm{I}_{\mathrm{b}}$ and, therefore, the $15 \mathrm{k} \times \mathrm{I}_{\mathrm{b}}$ error they introduce is negligible; they are strongly recommended for the DAC1020 applications.

## $V_{\text {Os }}$ Considerations

The output impedance, ROUT, of the DAC is modulated by the digital input code which causes a modulation of the operational amplifier output offset. It is therefore recommended to adjust the op amp $V_{\text {OS }}$. Rout is $\sim 15 \mathrm{k}$ if more than 4 digital inputs are high; ROUT is $\sim 45 \mathrm{k}$ if a single digital input is high, and ROUT approaches infinity if all inputs are low.

## Operational Amplifier $\mathrm{V}_{\text {OS }}$ Adjust (Figure 3)

Connect all digital inputs, A1-A10, to ground and adjust the potentiometer to bring the op amp $\mathrm{V}_{\text {OUT }}$ pin to within $\pm 1$ mV from ground potential. If $\mathrm{V}_{\text {REF }}$ is less than 10 V , a finer $\mathrm{V}_{\text {OS }}$ adjustment is required. It is helpful to increase the resolution of the $\mathrm{V}_{\text {OS }}$ adjust procedure by connecting a $1 \mathrm{k} \Omega$ resistor between the inverting input of the op amp to ground. After $\mathrm{V}_{\mathrm{OS}}$ has been adjusted, remove the $1 \mathrm{k} \Omega$.

## Full-Scale Adjust (Figure 4)

Switch high all the digital inputs, A1-A10, and measure the op amp output voltage. Use a $500 \Omega$ potentiometer, as shown, to bring $\left\|\mathrm{V}_{\text {OUT }}\right\|$ to a voltage equal to $\mathrm{V}_{\text {REF }} \times$ 1023/1024.

SELECTING AND COMPENSATING THE OPERATIONAL AMPLIFIER

| Op Amp Family | $\mathbf{C}_{\mathbf{F}}$ | $\mathbf{R}_{\mathbf{i}}$ | $\mathbf{P}$ | $\mathbf{V}_{\mathbf{W}}$ | Circuit Settling <br> Time, $\mathbf{t}_{\mathbf{s}}$ | Circuit Small <br> Signal BW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LF357 | 10 pF | 2.4 k | 25 k | $\mathrm{V}^{+}$ | $1.5 \mu \mathrm{~s}$ | 1 M |
| LF356 | 22 pF | $\infty$ | 25 k | $\mathrm{V}^{+}$ | $3 \mu \mathrm{~s}$ | 0.5 M |
| LF351 | 24 pF | $\infty$ | 10 k | $\mathrm{V}^{-}$ | $4 \mu \mathrm{~s}$ | 0.5 M |
| LM741 | 0 | $\infty$ | 10 k | $\mathrm{V}^{-}$ | $40 \mu \mathrm{~s}$ | 200 kHz |

$V_{\text {OUT }}=-V_{\text {REF }}\left(\frac{A 1}{2}+\frac{A 2}{4}+\frac{A 3}{8}+\cdots \frac{A 10}{1024}\right)$
$-10 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq 10 \mathrm{~V}$
$0 \leq V_{\text {OUT }} \leq-\frac{1023}{1024} \mathrm{~V}_{\text {REF }}$
where $A_{N}=1$ if the $A_{N}$ digital input is high
$A_{N}=0$ if the $A_{N}$ digital input is low

FIGURE 3. Basic Connection: Unipolar or 2-Quadrant Multiplying Configuration (Digital Attenuator)


Typical Applications (Continued)


TL/H/5689-5
$\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {REF }}\left(\frac{\mathrm{A} 1}{2}+\frac{\mathrm{A} 2}{4}+\cdots \cdot+\frac{\mathrm{A} 10}{1024}-\frac{1}{1024}\right)$
where: $A N=+1$ if $A_{N}$ input is high
$A N=-1$ if $A_{N}$ input is low

COMPLEMENTARY OFFSET BINARY (BIPOLAR) OPERATION

| DIGITAL INPUT |  |  |  |  |  |  | V $_{\text {OUT }}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $+\mathrm{V}_{\text {REF }}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{~V}_{\text {REF }} \times 1022 / 1024$ |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{~V}_{\text {REF }} \times 2 / 1024$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $-\mathrm{V}_{\text {REF }} \times 2 / 1024$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $-\mathrm{V}_{\text {REF }}(1022 / 1024)$ |

Note that:

- lout $_{1}+$ I IOUT $2=\frac{\mathrm{V}_{\text {REF }}}{R_{\text {LADDER }}} \times\left(\frac{1023}{1024}\right)$
- By doubling the output range we get half the resolution
- The 10 M resistor, adds a 1 LSB "thump", to allow full offset binary operation where the output reaches zero for the half-scale code. If symmetrical output excursions are required, omit the 10 M resistor

FIGURE 7. Bipolar 4-Quadrant Multiplying Configuration

## Operational Amplifiers Vos Adjust (Figure 7)

a) Switch all the digital inputs high; adjust the $\mathrm{V}_{\mathrm{OS}}$ potentiometer of op amp B to bring its output to a value equal to - $\left(\mathrm{V}_{\mathrm{REF}} / 1024\right)(\mathrm{V})$.
b) Switch the MSB high and the remaining digital inputs low. Adjust the $\mathrm{V}_{\text {OS }}$ potentiometer of op amp A, to bring its output value to within a 1 mV from ground potential. For $\mathrm{V}_{\text {REF }}<10 \mathrm{~V}$, a finer adjust is necessary, as already mentioned in the previous application.


## TRUE OFFSET BINARY OPERATION

| DIGITAL INPUT |  |  |  |  |  |  | V OUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{~V}_{\text {REF }} \times 1022 / 1024$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $-V_{\text {REF }}$ |

$\mathrm{t}_{\mathrm{s}}=1.8 \mu \mathrm{~s}$
use LM336 for a voltage reference
FIGURE 8. Bipolar Configuration with a Single Op Amp

## Gain Adjust (Full-Scale Adjust)

Assuming that the external 10k resistors are matched to better than $0.1 \%$, the gain adjust of the circuit is the same with the one previously discussed.


## Typical Applications (Continued)



$$
\mathrm{V}_{\text {OUT }}=\frac{-\mathrm{V}_{\text {REF }}}{\left(\frac{\mathrm{A} 1}{2}+\frac{\mathrm{A} 2}{4}+\frac{\mathrm{A} 3}{8}+\ldots \frac{\mathrm{A} 10}{1024}\right)}
$$

where: $\mathrm{V}_{\text {REF }}$ can be an $A C$ signal

- By connecting the DAC in the feedback loop of an operational amplifier a linear digitally control gain block can be realized
- Note that with all digital inputs low, the gain of the amplifier is infinity, that is, the op amp will saturate. In other words, we cannot divide the $\mathrm{V}_{\text {REF }}$ by zero!
FIGURE 10. Analog-to-Digital Divider (or Digitally Gain Controlled Amplifier)


$$
\begin{aligned}
& V_{\text {OUT }}=V_{\text {REF }}\left[\frac{\frac{\overline{A 1}}{2}+\frac{\overline{A 2}}{4}+\ldots+\frac{\overline{A 10}}{1024}}{\frac{A 1}{2}+\frac{A 2}{4}+\ldots+\frac{A 10}{1024}}\right] \text { or } V_{\text {OUT }}=V_{\text {REF }}\left(\frac{1023-N}{N}\right) \\
& \text { where: } 0 \leq N \leq 1023 \\
& N=0 \text { for } A_{N}=\text { all zeros } \\
& N=1 \text { for } A 10=1, A 1-A 9=0
\end{aligned}
$$



## Typical Applications (Continued)



TL/H/5689-9

- Binary up/down counter digitally "ramps" the DAC output
- Can stop counting at any desired 10-bit input code
- Senses up or down count overflow and automatically reverses direction of count

FIGURE 13. A Useful Digital Input Code Generator for DAC Attenuator or Amplifier Circuits

## Definition of Terms

Resolution: Resolution is defined as the reciprocal of the number of discrete steps in the D/A output. It is directly related to the number of switches or bits within the D/A. For example, the DAC1020 has 210 or 1024 steps while the DAC1220 has $2^{12}$ or 4096 steps. Therefore, the DAC1020 has 10-bit resolution, while the DAC1220 has 12-bit resolution.
Linearity Error: Linearity error is the maximum deviation from a straight line passing through the endpoints of the $D / A$ transfer characteristic. It is measured after calibrating for zero (see $\mathrm{V}_{\text {OS }}$ adjust in typical applications) and fullscale. Linearity error is a design parameter intrinsic to the device and cannot be externally adjusted.

Power Supply Sensitivity: Power supply sensitivity is a measure of the effect of power supply changes on the D/A full-scale output.
Settling Time: Full-scale settling time requires a zero to fullscale or full-scale to zero output change. Settling time is the time required from a code transition until the D/A output reaches within $\pm 1 / 2$ LSB of final output value.
Full-Scale Error: Full-scale error is a measure of the output error between an ideal D/A and the actual device output. Ideally, for the DAC1020 full-scale is $V_{\text {REF }}-1$ LSB. For $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$ and unipolar operation, $V_{\text {FULL-SCA- }}$ $L E=10.0000 \mathrm{~V}-9.8 \mathrm{mV}=9.9902 \mathrm{~V}$. Full-scale error is adjustable to zero as shown in Figure 5.


Note. (a), (b1) and (b2) above illustrate the difference between "end point" National's linearity test (a) and "best straight line" test. Note that both devices in (a) and (b2) meet the $\pm 1 / 2$ LSB linearity error specification but the end point test is a more "real life" way of characterizing the DAC.

## Connection Diagrams



DAC122X Dual-In-Line Package



Physical Dimensions inches (millimeters) unless otherwise noted


Cavity Dual-In-Line Package (J) Order Number DAC1220LCJ or DAC1222LCJ NS Package Number J18A


Niba (REV E)
Molded Dual-In-Line Package (N) Order Number DAC1020LCN, DAC1021LCN or DAC1022LCN NS Package Number N16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DAC1020/DAC1021/DAC1022 10-Bit Binary Multiplying D/A Converter
DAC1220/DAC1222 12-Bit Binary Multiplying D/A Converter
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

Molded Plastic Leaded Chip Carrier (V) Order Number DAC1020LCV or DAC1020LIV NS Package Number V20A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.


[^0]:    Note. Devices may be ordered by either part number.

