

DRAM

1 MEG x 4 DRAM

STANDARD OR SELF REFRESH

FEATURES

- 1,024-cycle refresh distributed across 16ms (MT4C4001J) or 128ms (MT4C4001J S)
- Industry-standard pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, CAS-BEFORE-RAS (CBR), HIDDEN ; optional Extended and SELF REFRESH modes (MT4C4001J S only)
- FAST PAGE MODE access cycle
- Low power, 0.8mW standby; 225mW active, typical (MT4C4001J S)

OPTIONS

- Timing

60ns access	-6
70ns access	-7
80ns access	-8
- Packages


Plastic SOJ (300 mil)	DJ
Plastic TSOP (300 mil)	TG
- Version

1,024-cycle refresh in 16ms	None
1,024-cycle refresh in 128ms	S
- Part Number Example: MT4C4001JDJ-6 S


MARKING

PIN ASSIGNMENT (Top View)

20/26-Pin SOJ (DC-1)



20/26-Pin TSOP (DD-1)



GENERAL DESCRIPTION

The MT4C4001J(S) is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pins, the outputs (Qs) are activated and retain the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse

results in a READ WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the

DRAM

RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any **RAS** cycle (READ, WRITE) or **RAS REFRESH** cycle (**RAS ONLY**, CBR, or HIDDEN) so that all 1,024 combinations of **RAS** addresses (A0-A9) are executed at least every 16ms for the MT4C4001J and every 128ms for the MT4C4001J S, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic **RAS** addressing.

REFRESH


An optional SELF REFRESH mode is also available. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding **RAS** LOW

for the specified ^tRASS. Additionally, the "S" option allows for an extended refresh rate of 125µs per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby mode.

The SELF REFRESH mode is terminated by driving **RAS** HIGH for a minimum time of ^tRPS (= ^tRC). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the **RAS** LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes **RAS ONLY** or BURST REFRESH sequence, all rows must be refreshed within 300µs prior to the resumption of normal operation.

FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE



- *NOTE:**
1. If **WE** goes LOW prior to **CAS** going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If **CAS** goes LOW prior to **WE** going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION	RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	
					r	c	DQ1-DQ4	
Standby	H	H→X	X	X	X	X	High-Z	
READ	L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE	L	L	L	X	ROW	COL	Data-In	
READ WRITE	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH	L	H	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH	H→L	L	H	X	X	X	High-Z	
SELF REFRESH (MT4C4001J S only)	H→L	L	H	X	X	X	High-Z	

DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V_{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OH} V _{OL}	2.4	0.4	V V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($V_{CC} = +5V \pm 10\%$)

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	MT4C4001J	Icc2	1	1	1	mA	
	MT4C4001J S	Icc2	200	200	200	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}, \overline{CAS}$, Single Address Cycling: $t_{RC} = t_{RC} [MIN]$)		Icc3	110	100	90	mA	3, 4, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}, \overline{CAS}$, Address Cycling: $t_{PC} = t_{PC} [MIN]$)		Icc4	80	70	60	mA	3, 4, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC} [MIN]$)		Icc5	110	100	90	mA	3, 30
REFRESH CURRENT: CBR Average power supply current ($\overline{RAS}, \overline{CAS}$, Address Cycling: $t_{RC} = t_{RC} [MIN]$)		Icc6	110	100	90	mA	3, 5
REFRESH CURRENT: Extended Average power supply current during Extended Refresh: $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} [MIN]$; $\overline{WE}, A0-A9$ and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$; (D_{IN} may be left open); $t_{RC} = 125\mu s$ (1,024 rows at $125\mu s = 128ms$)	MT4C4001J S	Icc7	300	300	300	μA	3, 5, 28
SELF REFRESH CURRENT: Average power supply current during SELF REFRESH: CBR cycle with $t_{RAS} \geq t_{RASS} [MIN]$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - .2$; $A0-A9$ and $D_{IN} = V_{CC} - .2V$ or $.2V$ (D_{IN} may be left open)	MT4C4001J S	Icc8	300	300	300	μA	5, 31

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C11		5	pF	2
Input Capacitance: $\overline{RAS}, \overline{CAS}, \overline{WE}, \overline{OE}$	C12		7	pF	2
Input/Output Capacitance: DQ	C10		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (Vcc = +5V ±10%)

DRAM

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	¹ RC	110		130		150		ns	
READ WRITE cycle time	¹ RWC	150		180		200		ns	
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	¹ PRWC	85		100		105		ns	
Access time from $\overline{\text{RAS}}$	¹ RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	¹ CAC		15		20		20	ns	15
Output Enable	¹ OE		15		20		20	ns	23
Access time from column-address	¹ AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	¹ CPA		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	¹ RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	¹ RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	¹ RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	¹ RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	¹ CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	¹ CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time (CBR REFRESH)	¹ CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	¹ CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	¹ RCD	20	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	¹ CRP	10		10		10		ns	
Row-address setup time	¹ ASR	0		0		0		ns	
Row-address hold time	¹ RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	¹ RAD	15	30	15	35	15	40	ns	18
Column-address setup time	¹ ASC	0		0		0		ns	
Column-address hold time	¹ CAH	10		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	¹ AR	45		50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	¹ RAL	30		35		40		ns	
Read command setup time	¹ RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	¹ RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	¹ RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	¹ CLZ	0		0		0		ns	
Output buffer turn-off delay	¹ OFF	3	15	3	20	3	20	ns	20, 29

DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{cc} = +5V ±10%)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
\overline{WE} command setup time	^t WCS	0		0		0		ns	21, 27
Write command hold time	^t WCH	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	^t WCR	45		55		60		ns	
Write command pulse width	^t WP	10		15		15		ns	
Write command to \overline{RAS} lead time	^t RWL	15		20		20		ns	
Write command to \overline{CAS} lead time	^t CWL	15		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	22
Data-in hold time	^t DH	10		15		15		ns	22
Data-in hold time (referenced to \overline{RAS})	^t DHR	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	^t RWD	90		100		110		ns	21
Column-address to \overline{WE} delay time	^t AWD	55		65		70		ns	21
\overline{CAS} to \overline{WE} delay time	^t CWD	40		50		50		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles) MT4C4001J / MT4C4001J S	^t REF		16 / 128		16 / 128		16 / 128	ms	
\overline{RAS} to \overline{CAS} precharge time	^t RPC	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	^t CSR	10		10		10		ns	5
\overline{CAS} hold time (CBR REFRESH)	^t CHR	10		10		10		ns	5
\overline{WE} hold time (CBR REFRESH)	^t WRH	10		10		10		ns	25
\overline{WE} setup time (CBR REFRESH)	^t WRP	10		10		10		ns	25
\overline{WE} hold time (WCBR test cycle)	^t WTH	10		10		10		ns	25
\overline{WE} setup time (WCBR test cycle)	^t WTS	10		10		10		ns	25
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	^t ORD	0		0		0		ns	
Output disable	^t OD		15		20		20	ns	27
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	^t OEH	15		20		20		ns	26
\overline{RAS} pulse width during SELF REFRESH cycle	^t RASS	100		100		100		μs	31
\overline{RAS} precharge time during SELF REFRESH cycle	^t RPS	110		130		150		ns	31
\overline{RAS} LOW to "don't care" during SELF REFRESH cycle	^t CHD	10		10		10		ns	31


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100µs is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MIN})$ and $t_{CAC}(\text{MIN})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If $\overline{\text{OE}}$ is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
26. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and $t_{\text{OE}}(\text{HIGH})$ met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If $\overline{\text{OE}}$ is taken back LOW while $\overline{\text{CAS}}$ remains LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If $\overline{\text{CAS}}$ goes HIGH before $\overline{\text{OE}}$, the DQs will open regardless of the state of $\overline{\text{OE}}$. If $\overline{\text{CAS}}$ stays LOW while $\overline{\text{OE}}$ is brought HIGH, the DQs will open. If $\overline{\text{OE}}$ is brought back LOW ($\overline{\text{CAS}}$ still LOW), the DQs will provide the previously read data.
28. Extended refresh current is reduced as t_{RAS} is reduced from its maximum specification during the extended refresh cycle.
29. The 3ns minimum is a parameter guaranteed by design.
30. Column-address changed once each cycle.
31. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

FAST-PAGE-MODE EARLY-WRITE CYCLE



FAST-PAGE-MODE READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




▨ DON'T CARE
▩ UNDEFINED


*PC is for LATE WRITE only.

DRAM

RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(A0-A9 and \overline{OE} = DON'T CARE)



SELF REFRESH CYCLE (MT4C4001J S only)
(A0-A9 and \overline{OE} = DON'T CARE)




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)

DRAM



4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh cycle of the 1 Meg is the CBR REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the \overline{WE} pin held at a voltage HIGH level.


A CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC-specified test mode (WCBR).

POWER-UP

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any eight \overline{RAS} cycles. The 4 Meg POWER-UP is more restrictive in that eight \overline{RAS} ONLY or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} ONLY or a CBR REFRESH cycle (\overline{WE} held HIGH).

SUMMARY

1. The 1 Meg CBR REFRESH allows the \overline{WE} pin to be "don't care" while the 4 Meg CBR requires \overline{WE} to be HIGH.
2. The eight \overline{RAS} wake-up cycles on the 1 Meg may be any valid \overline{RAS} cycle while the 4 Meg may only use \overline{RAS} ONLY or CBR REFRESH cycles (\overline{WE} held HIGH).



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR