

# SYNCHRONOUS GRAPHICS RAM

**MT41LC256K32D4 – 128K x 32 x 2 banks**
*For the latest data sheet revisions, please refer to the Micron Web site: [www.micron.com/mti/msp/html/datasheet.html](http://www.micron.com/mti/msp/html/datasheet.html)*

## FEATURES

- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Dual internal banks for hiding row access/precharge; dual 128K x 32 architecture
- Programmable burst lengths: 1, 2, 4, 8 or full page
- Block Write and Write-Per-Bit Modes
- Independent byte operation via DQM0-DQM3
- Auto Precharge and Auto Refresh Modes
- 17ms, 1,024-cycle refresh
- LVTTTL-compatible inputs and outputs
- Single +3.3V ±0.3V power supply

## OPTIONS

- Timing
 

7ns cycle (≤ 143 MHz clock rate)	-7
8ns cycle (≤ 125 MHz clock rate)	-8
10ns cycle (≤ 100 MHz clock rate)	-10
- Refresh Modes
 

Standard Refresh	None
Self Refresh	S
- Plastic Packages
 

100-pin TQFP (0.65mm lead pitch)	LG
100-pin PQFP	PQ
- Part Number Example: MT41LC256K32D4LG-10

## MARKING

## KEY TIMING PARAMETERS


SPEED GRADE	CLOCK FREQUENCY	ACCESS TIME	SETUP TIME	HOLD TIME
-7	143 MHz	6ns	2ns	1ns
-8	125 MHz	6.5ns	2.5ns	1ns
-10	100 MHz	9ns	3ns	1ns

## GENERAL DESCRIPTION

The MT41LC256K32D4(S) SGRAM is a high-speed CMOS, dynamic random-access memory containing 8,388,608 bits. It is internally configured as a dual 128K x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 128K x 32-bit banks is organized as 512 rows by 256 columns by 32 bits. Read and write accesses to the SGRAM are burst oriented; accesses start at a selected location and continue

## PIN ASSIGNMENT (Top View)

### 100-Pin TQFP\*/PQFP



\*JEDEC standard MS-026 BHA (LQFP)

for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and the row to be accessed (BA selects the bank, A0-A8 select the row). Then, the address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SGRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4 or 8 locations, or the full page, with a burst terminate option. An AUTOPRECHARGE function may be enabled to provide a self-timed row

## GENERAL DESCRIPTION (continued)

precharge that is initiated at the end of the burst sequence. The MT41LC256K32D4(S) uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the  $2n$  rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing the alternate bank will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.

Synchronous graphics RAMs (SGRAMs) differ from synchronous DRAMs (SDRAMs) by providing an eight-column BLOCK WRITE function and a MASKED WRITE (or WRITE-PER-BIT) function to accommodate high-performance graphics applications. The BLOCK WRITE and MASKED WRITE functions may be combined with individual byte enables (DQ mask or DQM pins).


The CMOS dynamic memory structure of the MT41LC256K32D4(S) is designed to operate in 3.3V, low-

power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTTL-compatible.

The two-bank synchronous DRAM and x32 configuration provided by the SGRAM are well suited for applications requiring high-memory bandwidth, and when combined with special graphics functions, result in a device particularly well suited to high-performance graphics applications.

SGRAMs offer substantial advances in dynamic memory operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation; the ability to interleave between internal banks to hide precharge time; the capability to randomly change column addresses on each clock cycle during a burst access; and special functions such as MASKED WRITES and BLOCK WRITES.

**FUNCTIONAL BLOCK DIAGRAM**



## PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
55	CLK	Input	Clock: CLK is driven by the system clock. All SGRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
54	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. After both banks are precharged, deactivating the clock provides power-down mode and self refresh mode. CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
28	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
27, 26, 53, 25	RAS#, CAS#, DSF, WE#	Input	Command Inputs: RAS#, CAS#, DSF and WE# define the command being entered.
23, 56, 24, 57	DQM0-DQM3	Input	Input/Output Mask: DQM0-DQM3 are byte-specific, nonpersistent I/O buffer controls. The I/O buffers are placed in a High-Z state when DQM is sampled HIGH. Input data is masked when DQM is sampled HIGH during a WRITE cycle. Output data is masked (two-clock latency) when DQM is sampled HIGH during a READ cycle. DQM0 masks DQ0-DQ7, DQM1 masks DQ8-DQ15, DQM2 masks DQ16-DQ23, and DQM3 masks DQ24-DQ31.
29	BA	Input	Bank Address: BA defines to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied. BA is also used to program the 10th bit of the Mode and Special Mode Registers.
31-34, 47-51	A0-A8	Input	Address Inputs: A0-A8 are sampled during the ACTIVE command (row-address A0-A8) and READ/WRITE command (column-address A0-A7, with A8 defining AUTO PRECHARGE) to select one location out of the 131,072 available in the respective bank. A8 is sampled during a PRECHARGE command to determine if both banks are to be precharged (A8 HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER or LOAD SPECIAL MODE REGISTER command.
97, 98, 100, 1, 3, 4, 6, 7, 60, 61, 63, 64, 68, 69, 71, 72, 9, 10, 12, 13, 17, 18, 20, 21, 74, 75, 77, 78, 80, 81, 83, 84	DQ0-DQ31	Input/ Output	Data I/O: Data bus. The I/Os are byte-maskable during READs and WRITEs. The DQs also serve as column/byte mask inputs during BLOCK WRITEs.
30, 36-45, 52, 58, 86-95	NC	–	No Connect: These pins should be left unconnected.
2, 8, 14, 22, 59, 67, 73, 79	V <sub>DDQ</sub>	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity.
5, 11, 19, 62, 70, 76, 82, 99	V <sub>SSQ</sub>	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
15, 35, 65, 96	V <sub>DD</sub>	Supply	Power Supply: +3.3V ±0.3V.
16, 46, 66, 85	V <sub>SS</sub>	Supply	Ground.

## FUNCTIONAL DESCRIPTION

In general, the SGRAM is a dual 128K x 32 DRAM with graphics features (BLOCK WRITE and MASKED WRITE). The SGRAM operates at 3.3V and includes a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 128K x 32-bit banks is organized as 512 rows by 256 columns by 32 bits.

Read and write accesses to the SGRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA selects the bank, A0-A8 select the row). Then the address bits (A0-A7) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Block write accesses are performed similarly to WRITES except that BLOCK WRITES are not burst oriented and they always apply to the eight column locations selected by A3-A7.

MASKED WRITES or MASKED BLOCK WRITES are similar to the unmasked versions except that the write-per-bit mask enabled with the ACTIVE command is applied to the data being written.

Prior to normal operation, the SGRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

## INITIALIZATION

SGRAMs must be powered up and initialized in a pre-defined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to V<sub>DD</sub> and V<sub>DDQ</sub> (simultaneously), the SGRAM requires a 100 $\mu$ s delay prior to applying an executable command. The RAS#, CAS#, WE#, CS#, DSF and DQM inputs should be held HIGH during this phase of power-up.

Once the 100 $\mu$ s delay has been satisfied, the CKE pin must be driven HIGH <sup>t</sup>CKS before a positive clock edge. The first command will be registered on the positive clock edge following <sup>t</sup>CKS.

Both banks must then be precharged, thereby placing the device in the all banks idle state. Once in the idle state, two AUTO REFRESH cycles must be performed. When the AUTO REFRESH cycles are complete, the SGRAM is ready for Mode Register programming. Because the Mode Register will power up in an unknown state, it should be loaded prior to applying any operational command.

## REGISTER DEFINITION

### MODE REGISTER

The Mode Register is used to define the specific mode of operation of the SGRAM. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 1. The Mode Register is programmed via the LOADMODEREGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode Register bits M0-M2 specify the burst length, M3 specifies the burst type (sequential or interleaved), M4-M6 specify the CAS latency, and M7-M9 specify the operating mode.

The Mode Register must be loaded when both banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements may result in unknown operation.

### Burst Length

Read and write accesses to the SGRAM are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.


Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is defined by A1-A7 when the burst length is set to two, by A2-A7 when the burst length is set to four and by A3-A7 when the burst length is set to eight. The lower-order address bit(s) are used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

### Burst Type

Accesses within a given burst may be programmed as sequential or interleaved. This is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 1.



**Figure 1**  
**MODE REGISTER DEFINITION**

**Table 1**  
**BURST DEFINITION**

Burst Length	Starting Column Address:	Order of Accesses Within a Burst	
		Type = Sequential	Type = Interleaved
2	A0		
	0	0-1	0-1
	1	1-0	1-0
4	A1 A0		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
8	A2 A1 A0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full Page (256)	n = A0-A7 (location 0-255)	Cn, Cn+1, Cn+2 Cn+3, Cn+4... ...Cn-1 (Cn+256), Cn (Cn+257)...	Not supported

- NOTE:**
1. For a burst length of two, A1-A7 select the block of two burst; A0 selects the starting column within the block.
  2. For a burst length of four, A2-A7 select the block of four burst; A0-A1 select the starting column within the block.
  3. For a burst length of eight, A3-A7 select the block of eight burst; A0-A2 select the starting column within the block.
  4. For a full-page burst, the full row is selected and A0-A7 select the starting column.
  5. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
  6. For a burst length of one, A0-A7 select the unique column to be accessed, and Mode Register bit M3 is ignored.



### CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge  $n$ , and the latency is  $m$  clocks, the data will be available by clock edge  $n + m$ . The DQs will start driving as a result of the clock edge one cycle earlier ( $n + m - 1$ ) and, provided that the relevant access times are met, the data will be valid by clock edge  $n + m$ . For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at  $T_0$ , and the latency is programmed to two clocks, the DQs will start driving after  $T_1$  and the data will be valid by  $T_2$ , as shown in Figure 2. Table 2 below indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

### Operating Mode

In normal operation ( $M7 - M9 = 0$ ), the programmed burst length applies to both READ and WRITE bursts.

$M7 = 1$  is used for vendor-specific testing. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

### SPECIAL MODE REGISTER

The Special Mode Register is used to load the Color and Mask Registers, which are used in BLOCK WRITE and MASKED WRITE cycles. The control information being written to the Special Mode Register is applied to the address inputs, and the data to be written to either the Color


Register or the Mask Register is applied to the DQs. As shown in Figure 3, when input A6 is "1" and all other address inputs are "0" during a LOAD SPECIAL MODE REGISTER cycle, the Color Register will be loaded with the data on the DQs. Similarly, when input A5 is "1" and all other address inputs are "0" during a LOAD SPECIAL MODE REGISTER cycle, the Mask Register will be loaded with the data on the DQs. Applying a "1" to both A5 and A6 (when all other address inputs are "0") or applying a "1" to any address input other than A5 or A6 during a LOAD SPECIAL MODE REGISTER cycle is illegal, and unknown operation may result. The Special Mode Register can be loaded when one or both banks are either active or idle.

### COLOR REGISTER

The Color Register is a 32-bit register which supplies the data during BLOCK WRITE cycles. The Color Register is loaded via a LOAD SPECIAL MODE REGISTER cycle (described in the previous section) and will retain data until loaded again or until power is removed from the SGRAM.

### MASK REGISTER

The Mask Register (or Write-Per-Bit Mask Register) is a 32-bit register which acts as a per-DQ mask during MASKED WRITE and MASKED BLOCK WRITE cycles. These operations are described under their respective headings later in this data sheet. The Mask Register is loaded via a LOAD SPECIAL MODE REGISTER cycle (described previously, under the Special Mode Register heading) and will retain data until loaded again or until power is removed from the SGRAM.




**Figure 2**

### TWO-CLOCK CAS LATENCY EXAMPLE

**Table 2**  
**CAS LATENCY**

SPEED	ALLOWABLE OPERATING FREQUENCY (MHz)	
	CAS LATENCY = 2	CAS LATENCY = 3
-7	≤ 83	≤ 143
-8	≤ 83	≤ 125
-10	≤ 66	≤ 100



**Figure 3**  
**SPECIAL MODE REGISTER DEFINITION**



## Commands

Truth Table 1 provides a quick reference of available commands. This is followed by a written description of each command. Two additional Truth Tables appear following

the Operation section; these tables provide current state/next state information.

## TRUTH TABLE 1 – Commands and DQM Operation

(Notes: 1, 13)

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	DSF	DQM	ADDR	DQs	NOTES
COMMAND INHIBIT (NOP)	H	X	X	X	X	X	X	X	
NO OPERATION (NOP)	L	H	H	H	L	X	X	X	
ACTIVE (Select bank and activate row)	L	L	H	H	L	X	Bank/Row	X	3
ACTIVE with WPB (Select bank, activate row and WPB)	L	L	H	H	H	X	Bank/Row	X	3, 11
READ (Select bank and column and start READ burst)	L	H	L	H	L	X	Bank/Col	X	4
WRITE (Select bank and column and start WRITE burst)	L	H	L	L	L	X	Bank/Col	Valid	4
BLOCK WRITE (Select bank and column and start block write access)	L	H	L	L	H	X	Bank/Col	Mask	4, 12
PRECHARGE (Deactivate row in bank or banks)	L	L	H	L	L	X	Code	X	5
BURST TERMINATE	L	H	H	L	L	X	X	Active	
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	H	L	X	X	X	6, 7, 9
LOAD MODE REGISTER	L	L	L	L	L	X	Op-code	X	2
LOAD SPECIAL MODE REGISTER	L	L	L	L	H	X	Op-code	Valid	10
Write Enable/Output Enable	–	–	–	–	–	L	–	Active	8
Write Inhibit/Output High-Z	–	–	–	–	–	H	–	High-Z	8

- NOTE:**
1. CKE is HIGH for all commands shown except SELF REFRESH.
  2. A0-A8 and BA define the op-code written to the Mode Register.
  3. A0-A8 provide row address and BA determines which bank is made active (BA LOW = Bank 0; BA HIGH = Bank 1).
  4. A0-A7 provide column address; A8 HIGH enables the auto precharge feature (nonpersistent), while A8 LOW disables the auto precharge feature; and BA determines which bank is being read from or written to (BA LOW = Bank 0; BA HIGH = Bank 1).
  5. A8 LOW: BA determines which bank is being precharged (BA LOW = Bank 0; BA HIGH = Bank 1). A8 HIGH: both banks are precharged and BA is a "Don't Care."
  6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
  7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
  8. Activates or deactivates the DQs during WRITES (zero-clock delay) and READS (two-clock delay).
  9. Entering SELF REFRESH is illegal on non-S version.
  10. DQs contain either color data or WPB mask data.
  11. Any WRITE or BLOCK WRITE cycles to the selected bank/row while active will be masked according to the contents of the Mask Register, in addition to the DQM signals and the column/byte mask information (the latter for BLOCK WRITES only).
  12. DQs contain the column/byte mask data for the BLOCK WRITE.
  13. The SGRAM will function as a typical SDRAM with DSF tied LOW, provided CAS latency = 1 and clock suspend or burst read/single write modes are not used.

### COMMAND INHIBIT

The COMMAND INHIBIT function prevents commands from being executed by the SGRAM, regardless of whether the CLK signal is enabled. The SGRAM is effectively deactivated, or deselected.

### NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to an SGRAM which is selected (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states.

### LOAD MODE REGISTER

The Mode Register is loaded via inputs A0-A8 and BA. See Mode Register heading in the Register Definition section. The LOAD MODE REGISTER command can only be issued when both banks are idle, and a subsequent executable command cannot be issued until  $t_{MRD}$  is met.

### LOAD SPECIAL MODE REGISTER

This command is used to load either the Color Register or Mask Register by activating the appropriate bit in the Special Mode Register. The control information is provided on inputs A0-A8 and BA, while the data for the Color or Mask Register is provided on the DQs. See Special Mode Register heading in the Register Definition section. The LOAD SPECIAL MODE REGISTER command can be issued when both banks are idle, or one or both are active, as long as no read, write or block write accesses are in progress. A subsequent executable command cannot be issued until  $t_{SML}$  is met.

### ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA input selects the bank, and the address provided on inputs A0-A8 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

### ACTIVE WITH WPB

This command is similar to the ACTIVE command, except that the write-per-bit mask is activated. Any WRITE or BLOCK WRITE cycles to the selected bank/row while active will be masked according to the contents of the Mask Register, in addition to the DQM signals and the column/byte mask information (the latter for BLOCK WRITES only).

### READ

The READ command is used to initiate a burst read access to an active row. The value on the BA input selects the bank, and the address provided on inputs A0-A7 selects the starting column location. The value on input A8 determines whether or not AUTO PRECHARGE is used. If AUTO PRECHARGE is selected, the row being accessed will be precharged at the end of the READ burst; if it is not selected, the row will remain open for subsequent accesses. Read data appears on the DQs subject to the values on the DQM inputs two clocks earlier. If a particular DQM signal is registered HIGH, the corresponding DQs will be High-Z two clocks later; if the DQM signal is registered LOW, the DQs will provide valid data.

### WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA input selects the bank, and the address provided on inputs A0-A7 selects the starting column location. The value on input A8 determines whether or not AUTO PRECHARGE is used. If AUTO PRECHARGE is selected, the row being accessed will be precharged at the end of the WRITE burst; if it is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DQM signals registered coincident with the data. If a particular DQM signal is registered LOW, the corresponding data will be written to memory (subject also to the write-per-bit mask, if activated); if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte location.

### BLOCK WRITE

The BLOCK WRITE command is used to write a single data value to the block of eight consecutive column locations addressed by inputs A3-A7. The source of the data is the Color Register, which must be loaded prior to the BLOCK WRITE. The information on the DQs that is registered coincident with the BLOCK WRITE command is used to mask specific column/byte combinations within the block, as described in the Operation section of this data sheet. The DQM signals operate as for WRITE cycles but are applied to all eight columns.

### PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in both banks. The bank(s) will be available for a subsequent row access some specified time ( $t_{RP}$ ) after the PRECHARGE command is issued. Input A8 determines whether one or both banks are to be precharged, and in the case where only one bank is to be precharged, input BA selects the bank. Otherwise BA is treated as a "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ, WRITE or BLOCK WRITE commands being issued to that bank.

### AUTO PRECHARGE

AUTO PRECHARGE is a feature which performs the same individual-bank precharge function described above without requiring an explicit command. This is accomplished by using A8 to enable AUTO PRECHARGE in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the full-page burst mode, where it has no effect. AUTO PRECHARGE is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

AUTO PRECHARGE ensures that the PRECHARGE is initiated at the earliest valid stage within a burst. The user must not issue another command until the precharge time ( $t_{RP}$ ) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the Operation section of this data sheet.

### BURST TERMINATE

The BURST TERMINATE command is used to truncate fixed-length or full-page bursts.

### AUTO REFRESH

AUTO REFRESH is used during normal operation of the SGRAM and is analogous to CAS#-BEFORE-RAS# (CBR) REFRESH in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required.

The addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The MT41LC256K32D4(S) requires all of its 1,024 rows to be refreshed every 17ms ( $t_{REF}$ ). Providing a distributed AUTO REFRESH command every 16.6 $\mu$ s will meet the refresh requirement and ensure that each row is refreshed. Alternatively, all 1,024 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate ( $t_{RC}$ ), once every 17ms.

### SELF REFRESH

The SELF REFRESH command (on the "S" version) can be used to retain data in the SGRAM, even if the rest of the system is powered down. When in the self refresh mode, the SGRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). Once the SELF REFRESH command is registered, all the inputs to the SGRAM become "Don't Care," with the exception of CKE, which must remain LOW.

Once self refresh mode is engaged, the SGRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SGRAM may remain in self refresh mode for an indefinite period.

The procedure for exiting self refresh requires a sequence of commands. First, the clock must be stable prior to CKE going back HIGH. Once CKE is HIGH, the SGRAM must have NOP commands issued for  $t_{XSR}$  because time is required for the completion of any bank currently being internally refreshed.

If the system performs AUTO REFRESH cycles in bursts during normal operation, a burst of 1,024 AUTO REFRESH cycles should be completed just prior to entering and just after exiting the self refresh mode.

### Operation

#### BANK/ROW ACTIVATION


Before any READ or WRITE commands can be issued to a bank within the SGRAM, a row in that bank must be "opened." This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated.

The ACTIVE command is also used to determine whether or not the write-per-bit mask is to be applied during WRITE and BLOCK WRITE cycles within that row (see Figure 4). If DSF is HIGH at the time the ACTIVE command is registered (ACTIVE with WPB), then the mask will be applied to all WRITE and BLOCK WRITE cycles to that row until the row is "closed"(precharged).


After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the  $t_{RCD}$  specification.  $t_{RCD}$  (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a  $t_{RCD}$  specification of 30ns with a 90 MHz clock (11.11ns period) results in 2.7 clocks, rounded to 3. This is reflected in Figure 5, which covers any case where  $2 < t_{RCD}(\text{MIN})/t_{CK} < 3$ . (The same procedure is used to convert other specification limits from time units to clock cycles.)

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been closed. The minimum time interval between successive ACTIVE commands to the same bank is defined by  $t_{RC}$ .

A subsequent ACTIVE command to the other bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by  $t_{RRD}$ .



**Figure 4**  
**ACTIVATING A SPECIFIC ROW IN A SPECIFIC BANK**




**Figure 5**  
**EXAMPLE: MEETING  $t_{RCD}(\text{MIN})$  WHEN  $2 < t_{RCD}(\text{MIN})/t_{CK} < 3$**

**READs**


READ bursts are initiated with a READ command, as shown in Figure 6.

The starting column and bank addresses are provided with the READ command, and AUTO PRECHARGE is either enabled or disabled for that burst access. If AUTO PRECHARGE is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, AUTO PRECHARGE is disabled.


During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 7 shows the case where the CAS latency is set to two, and Figure 8 shows a CAS latency of three.



**Figure 6  
READ COMMAND**




**Figure 7  
READ BURST WITH CAS  
LATENCY OF TWO**



**Figure 8  
READ BURST WITH CAS LATENCY  
OF THREE**


$x$  equals the CAS latency minus one. This is shown in Figure 9 for a CAS latency of two and Figure 10 for a CAS latency of three; data element  $n + 3$  is either the last of a burst of four, or the last desired of a longer burst. The SGRAM does not require the  $2n$  rule of prefetch architectures, so a

READ command can be initiated on any clock cycle following a previous READ command. Full-speed, random-read accesses within a page can be performed as shown in Figures 11 and 12.



**NOTE:** Each READ command may be to either bank. All DQMs are LOW.


**Figure 9**  
**CONSECUTIVE READ BURSTS, CAS LATENCY OF TWO**



**NOTE:** Each READ command may be to either bank. All DQMs are LOW.


 DON'T CARE

**Figure 10**  
**CONSECUTIVE READ BURSTS, CAS LATENCY OF THREE**



**NOTE:** Each READ command may be to either bank. All DQMs are LOW.

**Figure 11**  
**RANDOM-READ ACCESSES WITHIN A PAGE, CAS LATENCY OF TWO**



**NOTE:** Each READ command may be to either bank. All DQMs are LOW.


 DON'T CARE

**Figure 12**  
**RANDOM-READ ACCESSES WITHIN A PAGE, CAS LATENCY OF THREE**




A fixed-length READ burst may be followed by, or truncated with, a WRITE burst or BLOCK WRITE command (provided that AUTO PRECHARGE was not activated), and a full-page READ burst may be truncated by a WRITE burst or BLOCK WRITE command. The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. If the specifications for a given speed grade do not allow for contention to be avoided at a particular operating frequency, a single-cycle delay must occur between the last read data and the WRITE command.

The DQM inputs are used to avoid I/O contention, as shown in Figures 13 and 14. The DQMs must be asserted (HIGH) at least two clocks (DQM latency is two clocks for output buffers) prior to the WRITE command to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z) regardless of the state of the DQM signals. The DQM signals must be de-asserted (DQM latency is zero clocks for input buffers) prior to the WRITE command to ensure that the written data is not masked. Figure 13 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure 14 shows the case where an additional NOP may be needed.



**NOTE:** A CAS latency of three is used for illustration. The READ command may be to either bank, and the WRITE may be to either bank. A BLOCK WRITE can be substituted for the WRITE, in which case column/byte mask data would be applied to the data inputs.



**NOTE:** A CAS latency of three is used for illustration. The READ command may be to either bank, and the WRITE may be to either bank. A BLOCK WRITE can be substituted for the WRITE, in which case column/byte mask data would be applied to the data inputs.

DON'T CARE


**Figure 13  
READ TO WRITE (OR BLOCK WRITE)**

**Figure 14  
READ TO WRITE (OR BLOCK WRITE)  
WITH EXTRA CLOCK CYCLE**

A fixed-length READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that AUTO PRECHARGE was not activated), and a full-page burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 15 for a CAS latency of two and Figure 16 for a CAS latency of three; data


element  $n + 3$  is either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met. Note that part of the row precharge time is hidden during the access of the last data element.

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst



**NOTE:** DQMs are all LOW.

**Figure 15**  
**READ TO PRECHARGE, CAS LATENCY OF TWO**



**NOTE:** DQM is LOW.


 **DON'T CARE**

**Figure 16**  
**READ TO PRECHARGE, CAS LATENCY OF THREE**

with AUTO PRECHARGE. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts. The AUTO PRECHARGE command does not truncate fixed-length bursts and does not apply to full-page bursts.


Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts

may be truncated with a BURST TERMINATE command, provided that AUTO PRECHARGE was not activated. When truncating a READ burst, the BURST TERMINATE command should be issued  $x$  cycles before the clock edge at which the last desired data element is valid, where  $x$  equals the CAS latency minus one. This is shown in Figure 17 for a CAS latency of two and Figure 18 for a CAS latency of three; data element  $n + 3$  is either the last of a burst of four or the last desired of a longer burst.



**NOTE:** DQMs are all LOW.

**Figure 17**  
**TERMINATING A READ BURST, CAS LATENCY OF TWO**



**NOTE:** DQM is LOW.

 **DON'T CARE**

**Figure 18**  
**TERMINATING A READ BURST, CAS LATENCY OF THREE**

**WRITES**


WRITE bursts are initiated with a WRITE command, as shown in Figure 19.

The starting column and bank addresses are provided with the WRITE command, normal or BLOCK WRITE is selected, and AUTO PRECHARGE is either enabled or disabled for that access. If AUTO PRECHARGE is enabled, the row being accessed is precharged at the completion of the burst. BLOCK WRITES are covered later in this section. For the generic WRITE commands used in the following illustrations, AUTO PRECHARGE is disabled, and all WRITES are normal WRITES unless noted.


During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see Figure 20). A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.)

A fixed-length WRITE burst may be followed by, or truncated with, a WRITE burst or BLOCK WRITE com-

mand (provided that AUTO PRECHARGE was not activated), and a full-page WRITE burst can be truncated with a subsequent WRITE burst or BLOCK WRITE command. The new WRITE or BLOCK WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command. An example is shown in Figure 21. Data  $n + 1$  is either the last of a burst of two or the last desired of a longer burst. The SGRAM does not require the




**Figure 19  
WRITE COMMAND**



**NOTE:** Burst length = 2.  
DQMs are all LOW.

**Figure 20  
WRITE BURST**




**NOTE:** DQMs are all LOW. Each WRITE command may be to either bank. In the case where the second WRITE is a BLOCK WRITE, the column/byte mask data would be applied to the data inputs.

DON'T CARE

**Figure 21  
WRITE TO WRITE (OR BLOCK WRITE)**


$2n$  rule of prefetch architectures, so a WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed, random-write accesses within a page can be performed as shown in Figure 22.

A fixed-length WRITE burst may be followed by, or truncated with, a READ burst (provided that AUTO PRECHARGE was not activated), and a full-page WRITE burst can be truncated with a subsequent READ burst. Once the READ command is registered, the data inputs will be ignored, and WRITES will not be executed. An example is shown in Figure 23. Data  $n + 1$  is either the last of a burst of two or the last desired of a longer burst.



**NOTE:** Each WRITE command may be to either bank.  
DQMs are all LOW.

**Figure 22**  
**RANDOM WRITE CYCLES WITHIN A PAGE**




**NOTE:** Each WRITE command may be to either bank.  
DQMs are all LOW.

**Figure 23**  
**WRITE TO READ**

A fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that AUTO PRECHARGE was not activated), and a full-page WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued  $t_{WR}$  cycles after the clock edge at which the last desired input data element is registered. In addition, when truncating a WRITE burst, the DQM signals must be used to mask input data on the clock edge following the last desired data element, as shown in Figure 24. Data  $n + 1$  is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met.


In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with AUTO PRECHARGE. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts. The AUTO PRECHARGE command does not truncate fixed-length bursts and does not apply to full-page bursts.



**NOTE:** The DQMs could remain LOW in this example if the WRITE burst is a fixed length of two.

**Figure 24**  
**WRITE TO PRECHARGE**

Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied one clock edge prior to the BURST TERMINATE command will be the last data written, provided that the DQMs are LOW at that time. This is shown in Figure 25, where data  $n + 1$  is the last desired of a longer burst.




**Figure 25  
TERMINATING A WRITE BURST**

**MASKED WRITES**

Any WRITE performed to a row that was opened via an ACTIVE with WPB command is a MASKED WRITE (WRITE-PER-BIT). Data is written to the 32 cells (bits) at the selected column location subject to the mask stored in the WPB mask register. If a particular bit in the WPB Mask Register is a "0," the data appearing on the corresponding DQ input will be ignored, and the existing data in the corresponding DRAM cell will remain unchanged. If a mask bit is a "1," the data appearing on the corresponding DQ input will be written to the corresponding DRAM cell.

The overall write mask consists of a combination of the DQM inputs, which mask on a per-byte basis, and the WPB Mask Register, which masks on a per-bit basis. This is shown in Figure 26. If a particular DQM signal is registered HIGH, the corresponding byte will be masked. A given bit is written only if the corresponding DQM signal registered is "0" and the corresponding WPB Mask Register bit is "1."



**Figure 26  
WRITE MASKING – FUNCTIONAL  
REPRESENTATION**

### BLOCK WRITES

BLOCK WRITES are nonburst accesses that write to eight column locations simultaneously. A single data value, which was previously loaded in the Color Register, is written to the block of eight consecutive column locations addressed by inputs A3-A7. The information on the DQs, which is registered coincident with the BLOCK WRITE command, is used to mask specific column/byte combinations within the block. The mapping of the DQ inputs to the column/byte combinations is shown in Table 3.

When a "0" is registered on a particular DQ signal coincident with a BLOCK WRITE command, the WRITE to the corresponding column/byte combination is masked (the existing data in the corresponding DRAM cells will remain unchanged). When a "1" is registered, the Color Register data will be written to the corresponding DRAM cells, subject to the DQM and WPB masking.


The overall block write mask consists of a combination of the DQM signals, the WPB Mask Register and the column/byte mask information, as shown in Figure 27. The masking operation provided by the DQM inputs and WPB Mask Register is similar to that provided in normal WRITES, with the exception that the mask information is applied simultaneously to all eight columns. Therefore, in a BLOCK WRITE, a given bit is written only if a "0" is registered for the corresponding DQM signal; a "1" is registered for the corresponding DQ signal, and the corresponding bit in the WPB Mask Register is "1."

A block write access requires a time period of  $t_{BWC}$  to execute, so in general, the cycle after the BLOCK WRITE command should be a NOP. However, ACTIVE or PRECHARGE commands to the other bank are allowed. When following a BLOCK WRITE with a PRECHARGE command to the same bank,  $t_{BPL}$  (instead of  $t_{BWC}$ ) must be met.

**Table 3**  
**MAPPING OF DQs TO COLUMN/BYTE**  
**LOCATIONS WITHIN A BLOCK**

DQ INPUTS	COLUMN ADDRESS CONTROLLED			DQ PLANES CONTROLLED
	A2	A1	A0	
DQ0	0	0	0	0-7
DQ1	0	0	1	0-7
DQ2	0	1	0	0-7
DQ3	0	1	1	0-7
DQ4	1	0	0	0-7
DQ5	1	0	1	0-7
DQ6	1	1	0	0-7
DQ7	1	1	1	0-7
DQ8	0	0	0	8-15
DQ9	0	0	1	8-15
DQ10	0	1	0	8-15
DQ11	0	1	1	8-15
DQ12	1	0	0	8-15
DQ13	1	0	1	8-15
DQ14	1	1	0	8-15
DQ15	1	1	1	8-15
DQ16	0	0	0	16-23
DQ17	0	0	1	16-23
DQ18	0	1	0	16-23
DQ19	0	1	1	16-23
DQ20	1	0	0	16-23
DQ21	1	0	1	16-23
DQ22	1	1	0	16-23
DQ23	1	1	1	16-23
DQ24	0	0	0	24-31
DQ25	0	0	1	24-31
DQ26	0	1	0	24-31
DQ27	0	1	1	24-31
DQ28	1	0	0	24-31
DQ29	1	0	1	24-31
DQ30	1	1	0	24-31
DQ31	1	1	1	24-31






**Figure 27**  
**BLOCK WRITE MASKING – FUNCTIONAL REPRESENTATION**

**PRECHARGE**

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in both banks. The bank(s) will be available for a subsequent row access some specified time ( $t_{RP}$ ) after the PRECHARGE command is issued. Input A8 determines whether one or both banks are to be precharged; and in the case where only one bank is to be precharged, input BA selects the bank. Otherwise BA is treated as a "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ, WRITE or BLOCK WRITE commands being issued to that bank.




**Figure 28  
PRECHARGE COMMAND**

**POWER-DOWN**

Power-down occurs when both banks are in the idle state (precharged) and CKE is registered LOW (see Figure 29). Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (17ms) since the command does not perform any refresh operations.

The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting  $t_{CKS}$ ).



**Figure 29  
POWER-DOWN**

**TRUTH TABLE 2 – CKE**

(Notes: 1-4)

CKE <sub>n-1</sub>	CKE <sub>n</sub>	CURRENT STATE	COMMAND <sub>n</sub>	ACTION <sub>n</sub>	NOTES
L	L	Power-Down	X	Maintain Power-Down	
		Self Refresh	X	Maintain Self Refresh	6
L	H	Power-Down	COMMAND INHIBIT or NOP	Exit Power-Down	7
		Self Refresh	COMMAND INHIBIT or NOP	Exit Self Refresh	6, 8
H	L	Both Banks Idle	COMMAND INHIBIT or NOP	Power-Down Entry	
		Both Banks Idle	AUTO REFRESH	Self Refresh Entry	5
H	H	See Truth Table 3			

- NOTE:**
1. CKE<sub>n</sub> is the logic state of CKE at clock edge *n*; CKE<sub>n-1</sub> was the state of CKE at the previous clock edge.
  2. CURRENT STATE is the state of the SGRAM immediately prior to clock edge *n*.
  3. COMMAND<sub>n</sub> is the command registered at clock edge *n* and ACTION<sub>n</sub> is a result of COMMAND<sub>n</sub>.
  4. All states and sequences not shown are illegal or reserved.
  5. Illegal on non-S devices.
  6. Not available on non-S devices.
  7. Exiting power-down at clock edge *n* will put the device in the all banks idle state in time for clock edge *n + 1*.
  8. Exiting self refresh at clock edge *n* will put the device in the all banks idle state once <sup>t</sup>XSR is met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring during the <sup>t</sup>XSR period.

**TRUTH TABLE 3 – Current State**

(Notes: 1-5, 11; notes appear below and on the next two pages)

CURRENT STATE	CS#	RAS#	CAS#	WE#	DSF	COMMAND (ACTION)	NOTES
Any	H	X	X	X	X	COMMAND INHIBIT (NOP/Continue previous operation)	
	L	H	H	H	L	NO OPERATION (NOP/Continue previous operation)	
Idle	L	L	H	H	L	ACTIVE (Select bank and activate row)	
	L	L	H	H	H	ACTIVE w/WPB (Select bank, activate row and WPB)	
	L	L	L	H	L	AUTO REFRESH	6
	L	L	L	L	L	LOAD MODE REGISTER	6
	L	L	L	L	H	LOAD SPECIAL MODE REGISTER	7
	L	L	H	L	L	PRECHARGE	12
Row Active	L	H	L	H	L	READ (Select bank and column and start READ burst)	8
	L	H	L	L	L	WRITE (Select bank and column and start WRITE burst)	8
	L	H	L	L	H	BLOCK WRITE (Select bank and column and start block write access)	8
	L	L	H	L	L	PRECHARGE (Deactivate row in bank or banks)	9
	L	L	L	L	H	LOAD SPECIAL MODE REGISTER	7
Read (Auto-Precharge Disabled)	L	H	L	H	L	READ (Select bank and column and start new READ burst)	8
	L	H	L	L	L	WRITE (Select bank and column and start WRITE burst)	8
	L	H	L	L	H	BLOCK WRITE (Select bank and column and start block write access)	8
	L	L	H	L	L	PRECHARGE (Truncate READ burst, start PRECHARGE)	9
	L	H	H	L	L	BURST TERMINATE	10
Write (Auto-Precharge Disabled)	L	H	L	H	L	READ (Select bank and column and start READ burst)	8
	L	H	L	L	L	WRITE (Select bank and column and start new WRITE burst)	8
	L	H	L	L	H	BLOCK WRITE (Select bank and column and start block write access)	8
	L	L	H	L	L	PRECHARGE (Truncate WRITE burst, start PRECHARGE)	9
	L	H	H	L	L	BURST TERMINATE	10

- NOTE:**
- This table applies when  $CKE_{n-1}$  was HIGH and  $CKE_n$  is HIGH (see Truth Table 2) and after  $^tXSR$  has been met (if the previous state was self refresh).
  - This table is bank-specific, except where noted; i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when it is in that state. Exceptions are covered in the notes below.
  - Current state definitions:
    - Idle: The bank has been precharged and  $^tRP$  has been met.
    - Row Active: A row in the bank has been activated and  $^tRCD$  has been met. No data bursts/accesses and no register accesses are in progress.
    - Read: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.
    - Write: A WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, with exceptions as listed in note 5.

Precharging: Starts with registration of a PRECHARGE command and ends when  $t^1RP$  is met. Once  $t^1RP$  is met, the bank will be in the idle state.

Row Activating: Starts with registration of an ACTIVE command and ends when  $t^1RCD$  is met. Once  $t^1RCD$  is met, the bank will be in the row active state.

Read with Auto

Precharge Enabled: Starts with registration of a READ command with AUTO PRECHARGE enabled and ends when  $t^1RP$  has been met. Once  $t^1RP$  is met, the bank will be in the idle state.

Write with Auto

Precharge Enabled: Starts with registration of a WRITE command with AUTO PRECHARGE enabled and ends when  $t^1RP$  has been met. Once  $t^1RP$  is met, the bank will be in the idle state.

Block Write with Auto

Precharge Enabled: Starts with registration of a BLOCK WRITE command with AUTO PRECHARGE enabled and ends when  $t^1RP$  has been met. Once  $t^1RP$  is met, the bank will be in the idle state.

Block Write: Starts with registration of a BLOCK WRITE command and ends when either  $t^1BPL$  or  $t^1BWC$  has been met.  $t^1BPL$  applies when the BLOCK WRITE is to be followed by a PRECHARGE, and  $t^1BWC$  applies when it is to be followed by any other allowable command. Once  $t^1BWC$  is met, the bank will be in the row active state.

Refreshing: Starts with registration of an AUTO REFRESH command and ends when  $t^1RC$  is met. Once  $t^1RC$  is met, the SGRAM will be in the all banks idle state.

Accessing

Mode Register: Starts with registration of a LOAD MODE REGISTER command and ends when  $t^1MRD$  has been met. Once  $t^1MRD$  is met, the SGRAM will be in the all banks idle state.

Accessing Special

Mode Register: Starts with registration of a LOAD SPECIAL MODE REGISTER command and ends when  $t^1SML$  has been met.

5. When issuing commands to a given bank (referred to as the second bank, for discussion), the state of the other (first) bank must be considered as well. Below is a list of additional restrictions on allowable commands to the second bank, based on the state of the first bank.

#### STATE OF FIRST BANK    ADDITIONAL RESTRICTIONS TO SECOND BANK

Idle: None

Row Activating: ACTIVE command not allowed ( $t^1RRD$  specification)

Row Active: None

Read: None

Write: None

Precharging: None

Read with Auto

Precharge Enabled: See following text

Write with Auto

Precharge Enabled: See following text

The Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states can each be broken into two parts: the access period and the precharge period. The precharge period is defined as if the same burst was executed with AUTO PRECHARGE disabled and then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. The access period starts with registration of the command and ends where the precharge period (or  $t^1RP$ ) begins on READs or after one  $t^1WR$  clock on WRITEs.

During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied; during the access period, only ACTIVE and PRECHARGE commands to the other bank may be applied.

6. Not bank-specific. Requires that both banks are idle.
7. Requires that the other bank is either idle or in the row active state.
8. Read, write and block write accesses will interact between banks as they do within a bank.
9. May or may not be bank-specific. If both banks are to be precharged, both must be in a valid state for precharging.
10. BURST TERMINATE is not bank-specific; it affects the most recent READ or WRITE burst, regardless of the bank.
11. The SGRAM will function as a typical SDRAM with DSF tied LOW, provided CAS latency = 1 and clock suspend or burst read/single write modes are not used.
12. Does not affect the state of the bank and acts as a NOP to that bank.

**ABSOLUTE MAXIMUM RATINGS\***Voltage on V<sub>DD</sub>/V<sub>DDQ</sub> SupplyRelative to V<sub>SS</sub> ..... -1V to +4.6V

Voltage on Inputs, NC or I/O Pins

Relative to V<sub>SS</sub> ..... -1V to +4.6VOperating Temperature, T<sub>A</sub> (ambient) ..... 0°C to +70°C

Storage Temperature (plastic) ..... -55°C to +150°C

Junction Temperature\*\* ..... +150°C

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Maximum junction temperature depends upon packaging type, cycle time, loading, ambient temperature and air flow.

**DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS**(Note: 1) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>DD</sub>/V<sub>DDQ</sub> = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	V <sub>DD</sub> /V <sub>DDQ</sub>	3.0	3.6	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs	V <sub>IH</sub>	2.0	V <sub>DD</sub> + 0.3	V	17
INPUT LOW VOLTAGE: Logic 0; All inputs	V <sub>IL</sub>	-0.3	0.8	V	17
INPUT LEAKAGE CURRENT: Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> (All other pins not under test = 0V)	I <sub>I</sub>	-2	2	μA	
OUTPUT LEAKAGE CURRENT: DQs are disabled; 0V ≤ V <sub>OUT</sub> ≤ V <sub>DDQ</sub>	I <sub>OZ</sub>	-5	5	μA	
OUTPUT LEVELS: Output High Voltage (I <sub>OUT</sub> = -2mA)	V <sub>OH</sub>	2.4	–	V	
Output Low Voltage (I <sub>OUT</sub> = 2mA)	V <sub>OL</sub>	–	0.4	V	

**I<sub>CC</sub> SPECIFICATIONS AND CONDITIONS**(Notes: 1, 8, 13) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>DD</sub>/V<sub>DDQ</sub> = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
SELF REFRESH CURRENT: CKE ≤ 0.2V (“S” version only)	I <sub>CC1</sub> (S only)	2.5	2.5	2.5	mA	5
STANDBY CURRENT: Power-Down Mode; CKE ≤ V <sub>IL</sub> (MAX); Both banks idle	I <sub>CC2</sub>	2	2	2	mA	
STANDBY CURRENT: CS# ≥ V <sub>IH</sub> (MIN); t <sub>CK</sub> ≥ t <sub>CK</sub> (MIN); CKE ≥ V <sub>IH</sub> (MIN); Both banks idle	I <sub>CC3</sub>	65	55	50	mA	3, 4
STANDBY CURRENT: CS# ≥ V <sub>IH</sub> (MIN); t <sub>CK</sub> ≥ t <sub>CK</sub> (MIN); CKE ≥ V <sub>IH</sub> (MIN); Both banks active after t <sub>RCD</sub> met	I <sub>CC4</sub>	75	65	60	mA	3, 4
AUTO REFRESH CURRENT: t <sub>RC</sub> = t <sub>RC</sub> (MIN)	I <sub>CC5</sub>	170	140	120	mA	4
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; t <sub>RC</sub> ≥ t <sub>RC</sub> (MIN); One bank active	I <sub>CC6</sub>	180	160	145	mA	3, 4
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; t <sub>RC</sub> ≥ t <sub>RC</sub> (MIN); Two banks active	I <sub>CC7</sub>	300	260	220	mA	3, 4
OPERATING CURRENT: Burst Mode; Full-page burst after t <sub>RCD</sub> met; READ or WRITE; t <sub>CK</sub> ≥ t <sub>CK</sub> (MIN); Other bank idle	I <sub>CC8</sub>	230	200	180	mA	3, 4
OPERATING CURRENT: BLOCK WRITE; t <sub>CK</sub> ≥ t <sub>CK</sub> (MIN); t <sub>BWC</sub> ≥ t <sub>BWC</sub> (MIN); One bank active	I <sub>CC9</sub>	175	160	145	mA	3, 4



## CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8, BA	C <sub>I1</sub>	5	pF	2
Input Capacitance: RAS#, CAS#, WE#, DQM, CLK, CKE, CS#, DSF	C <sub>I2</sub>	6	pF	2
Input/Output Capacitance: DQs	C <sub>I0</sub>	7	pF	2

## THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still air, soldered on 4.5 x 3-inch, 2-layer printed circuit board	$\theta_{JA}$	40	°C/W	14, 19
Thermal resistance - Junction to Case		$\theta_{JC}$	2	°C/W	14, 19


## AC ELECTRICAL CHARACTERISTICS

(Notes: 6, 7, 8, 9, 10, 12, 18) (0°C ≤ T<sub>A</sub> ≤ +70°C) Listed alphabetically by symbol subscript.


AC CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from CLK (positive edge)	t <sup>1</sup> AC		6		6.5		9	ns	
Address hold time	t <sup>1</sup> AH	1		1		1		ns	
Address setup time	t <sup>1</sup> AS	2		2.5		3		ns	
BLOCK WRITE to PRECHARGE delay	t <sup>1</sup> BPL	3		3		3		t <sup>1</sup> CK	
BLOCK WRITE cycle time	t <sup>1</sup> BWC	2		2		2		t <sup>1</sup> CK	
CLK high level width	t <sup>1</sup> CH	3		3		3.5		ns	
System clock cycle time	CL = 3 t <sup>1</sup> CK	7		8		10		ns	
	CL = 2 t <sup>1</sup> CK	12		12		15		ns	
CKE hold time	t <sup>1</sup> CKH	1		1		1		ns	
CKE setup time	t <sup>1</sup> CKS	2.5		2.5		3		ns	
CLK low level width	t <sup>1</sup> CL	3		3		3.5		ns	
CS#, RAS#, CAS#, WE#, DSF, DQM hold time	t <sup>1</sup> CMH	1		1		1		ns	
CS#, RAS#, CAS#, WE#, DSF, DQM setup time	t <sup>1</sup> CMS	2		2.5		3		ns	
Data-in hold time	t <sup>1</sup> DH	1		1		1		ns	
Data-in setup time	t <sup>1</sup> DS	2		2.5		3		ns	
Data-out high-impedance time	t <sup>1</sup> HZ		6		6.5		9	ns	11
Data-out low-impedance time	t <sup>1</sup> LZ	1		1		2		ns	
LOAD MODE REGISTER command to ACTIVE or REFRESH command	t <sup>1</sup> MRD	2		2		2		t <sup>1</sup> CK	
Data-out hold time	t <sup>1</sup> OH	2.5		3		3		ns	
ACTIVE to PRECHARGE command period	t <sup>1</sup> RAS	49	120,000	56	120,000	60	120,000	ns	
AUTO REFRESH and ACTIVE to ACTIVE command period	t <sup>1</sup> RC	70		80		90		ns	
ACTIVE to READ, WRITE or BLOCK WRITE delay	t <sup>1</sup> RCD	20		20		24		ns	
Refresh period (1,024 cycles)	t <sup>1</sup> REF		17		17		17	ms	7
PRECHARGE command period	t <sup>1</sup> RP	21		24		30		ns	
ACTIVE bank A to ACTIVE bank B command period	t <sup>1</sup> RRD	14		16		20		ns	
LOAD SPECIAL MODE REGISTER command to ACTIVE or REFRESH command	t <sup>1</sup> SML	2		2		2		t <sup>1</sup> CK	
Transition time	t <sup>1</sup> T	1	30	1	30	1	30	ns	
WRITE recovery time	t <sup>1</sup> WR	2		2		2		t <sup>1</sup> CK	15
		12		15		15		ns	16
Exit SELF REFRESH to ACTIVE command	t <sup>1</sup> XSR	80		90		90		ns	

## NOTES

- All voltages referenced to  $V_{SS}$ .
- This parameter is sampled.  $V_{DD}/V_{DDQ} = +3.3V \pm 0.3V$ ;  $f = 1\text{ MHz}$ .
- $I_{CC}$  is dependent on cycle rates.
- $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open. Other inputs are allowed to transition no more than once in any 30ns period and are otherwise at valid  $V_{IH}$  or  $V_{IL}$  levels.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ) is ensured.
- An initial pause of 100 $\mu\text{s}$  is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. The two AUTO REFRESH command wake-ups should be repeated any time the  $t_{REF}$  refresh requirement is exceeded.
- AC characteristics assume  $t_T = 1\text{ ns}$ .
- In addition to meeting the transition rate specification, the clock and CKE must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
- Outputs measured at 1.4V with equivalent load:
  - $t_{HZ}$  defines the time at which the output achieves the open circuit condition; it is not a reference to  $V_{OH}$  or  $V_{OL}$ . The last valid data element will meet  $t_{OH}$  before going High-Z.
  - AC timing tests have  $V_{IL} = 0\text{ V}$  and  $V_{IH} = 3\text{ V}$ , with timing referenced to 1.4V crossover point.
  - $I_{CC}$  specifications are tested after the device is properly initialized.
  - See TN-05-14, "SRAM Thermal Design Considerations," in Micron's SRAM data book for thermal design construction.
  - Auto precharge mode.
  - Precharge mode.
  - $V_{IH}$  overshoot:  $V_{IH}(\text{MAX}) = V_{DDQ} + 2\text{ V}$  for a pulse width  $\leq 10\text{ ns}$ , and the pulse width cannot be greater than one third of the cycle rate.  $V_{IL}$  undershoot:  $V_{IL}(\text{MIN}) = -2\text{ V}$  for a pulse width  $\leq 10\text{ ns}$ , and the pulse width cannot be greater than one third of the cycle rate.
  - The clock frequency must remain constant during access or precharge states (READ, WRITE, including  $t_{WR}$ , and PRECHARGE commands). CKE may be used to reduce the data rate.
  - Both TQFP and PQFP packages.




**INITIALIZE AND LOAD MODE REGISTER**



\*The Mode Register may be loaded prior to the AUTO REFRESH cycles if desired.

**POWER-DOWN MODE 1**



**NOTE:** 1. Violating refresh requirements during power-down may result in a loss of data.


▨ DON'T CARE  
▩ UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AH</sub>	1		1		1		ns
t <sub>AS</sub>	2		2.5		3		ns
t <sub>CH</sub>	3		3		3.5		ns
t <sub>CK (3)</sub>	7		8		10		ns
t <sub>CKH</sub>	1		1		1		ns
t <sub>CKS</sub>	2.5		2.5		3		ns


SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CL</sub>	3		3		3.5		ns
t <sub>CMH</sub>	1		1		1		ns
t <sub>CMS</sub>	2		2.5		3		ns
t <sub>MRD</sub>	2		2		2		t <sub>CK</sub>
t <sub>RC</sub>	70		80		90		ns
t <sub>RP</sub>	21		24		30		ns

**AUTO REFRESH MODE**



Precharge all active banks.

**SELF REFRESH MODE**



Precharge all active banks.

Enter self refresh mode.

CLK stable prior to exiting self refresh mode.

Exit self refresh mode. (Restart refresh time base.)


▨ DON'T CARE  
▩ UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{AH}$	1		1		1		ns
$t_{AS}$	2		2.5		3		ns
$t_{CH}$	3		3		3.5		ns
$t_{CK} (3)$	7		8		10		ns
$t_{CKH}$	1		1		1		ns
$t_{CKS}$	2.5		2.5		3		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CL}$	3		3		3.5		ns
$t_{CMH}$	1		1		1		ns
$t_{CMS}$	2		2.5		3		ns
$t_{RC}$	70		80		90		ns
$t_{RP}$	21		24		30		ns
$t_{XSR}$	80		90		90		ns

**READ – WITHOUT AUTO PRECHARGE 1**



**NOTE:** 1. For this example, the burst length = 4, the CAS latency = 2 and the READ burst is followed by a “manual” PRECHARGE.


▨ DONT CARE  
▩ UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AC</sub>		6		6.5		9	ns
t <sub>AH</sub>	1		1		1		ns
t <sub>AS</sub>	2		2.5		3		ns
t <sub>CH</sub>	3		3		3.5		ns
t <sub>CK (3)</sub>	7		8		10		ns
t <sub>CKH</sub>	1		1		1		ns
t <sub>CKS</sub>	2.5		2.5		3		ns
t <sub>CL</sub>	3		3		3.5		ns
t <sub>CMH</sub>	1		1		1		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CMS</sub>	2		2.5		3		ns
t <sub>HZ</sub>		6		6.5		9	ns
t <sub>LZ</sub>	1		1		2		ns
t <sub>OH</sub>	2.5		3		3		ns
t <sub>RAS</sub>	49	120,000	56	120,000	60	120,000	ns
t <sub>RC</sub>	70		80		90		ns
t <sub>RCD</sub>	20		20		24		ns
t <sub>RP</sub>	21		24		30		ns

**READ – WITH AUTO PRECHARGE 1**



**NOTE:** 1. For this example, the burst length = 4, the CAS latency = 2.


▨ DON'T CARE  
▩ UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AC</sub>		6		6.5		9	ns
t <sub>AH</sub>	1		1		1		ns
t <sub>AS</sub>	2		2.5		3		ns
t <sub>CH</sub>	3		3		3.5		ns
t <sub>CK (3)</sub>	7		8		10		ns
t <sub>CKH</sub>	1		1		1		ns
t <sub>CKS</sub>	2.5		2.5		3		ns
t <sub>CL</sub>	3		3		3.5		ns
t <sub>CMH</sub>	1		1		1		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CMS</sub>	2		2.5		3		ns
t <sub>HZ</sub>		6		6.5		9	ns
t <sub>LZ</sub>	1		1		2		ns
t <sub>OH</sub>	2.5		3		3		ns
t <sub>RAS</sub>	49	120,000	56	120,000	60	120,000	ns
t <sub>RC</sub>	70		80		90		ns
t <sub>RCD</sub>	20		20		24		ns
t <sub>RP</sub>	21		24		30		ns

**ALTERNATING BANK READ ACCESSES 1**



**NOTE:** 1. For this example, the burst length = 4, and the CAS latency = 2.

DON'T CARE  
 UNDEFINED


**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AC</sub>		6		6.5		9	ns
t <sub>AH</sub>	1		1		1		ns
t <sub>AS</sub>	2		2.5		3		ns
t <sub>CH</sub>	3		3		3.5		ns
t <sub>CK (3)</sub>	7		8		10		ns
t <sub>CKH</sub>	1		1		1		ns
t <sub>CKS</sub>	2.5		2.5		3		ns
t <sub>CL</sub>	3		3		3.5		ns
t <sub>CMH</sub>	1		1		1		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CMS</sub>	2		2.5		3		ns
t <sub>LZ</sub>	1		1		2		ns
t <sub>OH</sub>	2.5		3		3		ns
t <sub>RAS</sub>	49	120,000	56	120,000	60	120,000	ns
t <sub>RC</sub>	70		80		90		ns
t <sub>RCD</sub>	20		20		24		ns
t <sub>RP</sub>	21		24		30		ns
t <sub>RRD</sub>	14		16		20		ns



**READ – FULL-PAGE BURST <sup>1</sup>**



**NOTE:** 1. For this example, bank 0 is being accessed and the CAS latency = 2.  
2. No  $t_{RP}$  shown; page left open.


▨ DON'T CARE  
▩ UNDEFINED

**TIMING PARAMETERS**



SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{AC}$		6	1	6.5	1	9	ns
$t_{AH}$							ns
$t_{AS}$	1		2.5		3		ns
$t_{CH}$	3		3		3.5		ns
$t_{CK} (3)$	7		8		10		ns
$t_{CKH}$	1		1		1		ns
$t_{CKS}$	2.5		2.5		3		ns
$t_{CL}$	3		3		3.5		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CMH}$	1		1		1		ns
$t_{CMS}$	2		2.5		3		ns
$t_{HZ}$		6		6.5		9	ns
$t_{LZ}$	1		1		2		ns
$t_{OH}$	2.5		3		3		ns
$t_{RAS}$	49	120,000	56	120,000	60	120,000	ns
$t_{RCD}$	20		20		24		ns

**READ – DQM OPERATION <sup>1</sup>**



**NOTE:** 1. For this example, the burst length = 4 and the CAS latency = 2.


 DON'T CARE  
 UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AC</sub>		6		6.5		9	ns
t <sub>AH</sub>	1		1		1		ns
t <sub>AS</sub>	2		2.5		3		ns
t <sub>CH</sub>	3		3		3.5		ns
t <sub>CK (3)</sub>	7		8		10		ns
t <sub>CKH</sub>	1		1		1		ns
t <sub>CKS</sub>	2.5		2.5		3		ns
t <sub>CL</sub>	3		3		3.5		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CMH</sub>	1		1		1		ns
t <sub>CMS</sub>	2		2.5		3		ns
t <sub>HZ</sub>		6		6.5		9	ns
t <sub>LZ</sub>	1		1		2		ns
t <sub>OH</sub>	2.5		3		3		ns
t <sub>RAS</sub>	49	120,000	56	120,000	60	120,000	ns
t <sub>RC</sub>	70		80		90		ns
t <sub>RCD</sub>	20		20		24		ns

**WRITE – WITHOUT AUTO PRECHARGE <sup>1</sup>**



**NOTE:** 1. For this example, the burst length = 4 and the WRITE burst is followed by a “manual” PRECHARGE.  
2.  $t_{WR}$  is one clock at slower frequencies.


▨ DON'T CARE  
▩ UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{AH}$	1		1		1		ns
$t_{AS}$	2		2.5		3		ns
$t_{CH}$	3		3		3.5		ns
$t_{CK} (3)$	7		8		10		ns
$t_{CKH}$	1		1		1		ns
$t_{CKS}$	2.5		2.5		3		ns
$t_{CL}$	3		3		3.5		ns
$t_{CMH}$	1		1		1		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CMS}$	2		2.5		3		ns
$t_{DH}$	1		1		1		ns
$t_{DS}$	2		2.5		3		ns
$t_{RAS}$	49	120,000	56	120,000	60	120,000	ns
$t_{RC}$	70		80		90		ns
$t_{RCD}$	20		20		24		ns
$t_{RP}$	21		24		30		ns
$t_{WR}$	12		15		15		ns

**WRITE – WITH AUTO PRECHARGE 1**



**NOTE:** 1. For this example, the burst length = 4.  
2. Two clocks required.


▨ DON'T CARE  
▩ UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AH</sub>	1		1		1		ns
t <sub>AS</sub>	2		2.5		3		ns
t <sub>CH</sub>	3		3		3.5		ns
t <sub>CK (3)</sub>	7		8		10		ns
t <sub>CKH</sub>	1		1		1		ns
t <sub>CKS</sub>	2.5		2.5		3		ns
t <sub>CL</sub>	3		3		3.5		ns
t <sub>CMH</sub>	1		1		1		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CMS</sub>	2		2.5		3		ns
t <sub>DH</sub>	1		1		1		ns
t <sub>DS</sub>	2		2.5		3		ns
t <sub>RAS</sub>	49	120,000	56	120,000	60	120,000	ns
t <sub>RC</sub>	70		80		90		ns
t <sub>RCD</sub>	20		20		24		ns
t <sub>RP</sub>	21		24		30		ns
t <sub>WR</sub>	2		2		2		t <sub>CK</sub>

**WRITE – ALTERNATING BANKS 1**



- NOTE:** 1. For this example, the burst length = 4.  
 2. For AUTO PRECHARGE, two clocks are required for  $t_{WR}$ .  
 With "manual" PRECHARGE, the number of clocks required is determined by time.


DON'T CARE  
 UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{AH}$	1		1		1		ns
$t_{AS}$	2		2.5		3		ns
$t_{CH}$	3		3		3.5		ns
$t_{CK} (3)$	7		8		10		ns
$t_{CKH}$	1		1		1		ns
$t_{CKS}$	2.5		2.5		3		ns
$t_{CL}$	3		3		3.5		ns
$t_{CMH}$	1		1		1		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CMS}$	2		2.5		3		ns
$t_{RAS}$	49	120,000	56	120,000	60	120,000	ns
$t_{RC}$	70		80		90		ns
$t_{RCD}$	20		20		24		ns
$t_{RP}$	21		24		30		ns
$t_{RRD}$	14		16		20		ns
$t_{WR}$	2		2		2		$t_{CK}$
	12		15		15		ns

**WRITE – FULL-PAGE BURST <sup>1</sup>**



**NOTE:** 1. For this example, bank 0 is being accessed.  
2. No <sup>1</sup>RP shown; page left open.


▨ DON'T CARE  
▩ UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>1</sup> AH	1		1		1		ns
<sup>1</sup> AS	2		2.5		3		ns
<sup>1</sup> CH	3		3		3.5		ns
<sup>1</sup> CK (3)	7		8		10		ns
<sup>1</sup> CKH	1		1		1		ns
<sup>1</sup> CKS	2.5		2.5		3		ns
<sup>1</sup> CL	3		3		3.5		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>1</sup> CMH	1		1		1		ns
<sup>1</sup> CMS	2		2.5		3		ns
<sup>1</sup> DH	1		1		1		ns
<sup>1</sup> DS	2		2.5		3		ns
<sup>1</sup> RAS	49	120,000	56	120,000	60	120,000	ns
<sup>1</sup> RCD	20		20		24		ns

**WRITE – DQM OPERATION 1**



**NOTE:** 1. For this example, the burst length = 4.


▨ DON'T CARE  
▩ UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AH</sub>	1		1		1		ns
t <sub>AS</sub>	2		2.5		3		ns
t <sub>CH</sub>	3		3		3.5		ns
t <sub>CK (3)</sub>	7		8		10		ns
t <sub>CKH</sub>	1		1		1		ns
t <sub>CKS</sub>	2.5		2.5		3		ns
t <sub>CL</sub>	3		3		3.5		ns
t <sub>CMH</sub>	1		1		1		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CMS</sub>	2		2.5		3		ns
t <sub>DH</sub>	1		1		1		ns
t <sub>DS</sub>	2		2.5		3		ns
t <sub>RAS</sub>	49	120,000	56	120,000	60	120,000	ns
t <sub>RC</sub>	70		80		90		ns
t <sub>RCD</sub>	20		20		24		ns
t <sub>WR</sub>	2/12		2/15		2/15		t <sub>CK</sub> /ns

**BLOCK WRITE**




**TIMING PARAMETERS**

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AH</sub>	1		1		1		ns
t <sub>AS</sub>	2		2.5		3		ns
t <sub>BPL</sub>	3		3		3		t <sub>CK</sub>
t <sub>BWC</sub>	2		2		2		t <sub>CK</sub>
t <sub>CH</sub>	3		3		3.5		ns
t <sub>CK (3)</sub>	7		8		10		ns
t <sub>CKH</sub>	1		1		1		ns
t <sub>CKS</sub>	2.5		2.5		3		ns
t <sub>CL</sub>	3		3		3.5		ns

SYMBOL	-7		-8		-10		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CMH</sub>	1		1		1		ns
t <sub>CMS</sub>	2		2.5		3		ns
t <sub>DH</sub>	1		1		1		ns
t <sub>DS</sub>	2		2.5		3		ns
t <sub>RAS</sub>	49	120,000	56	120,000	60	120,000	ns
t <sub>RC</sub>	70		80		90		ns
t <sub>RCD</sub>	20		20		24		ns
t <sub>SML</sub>	2		2		2		t <sub>CK</sub>



100-PIN PLASTIC TQFP  
DC-1



- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.