ANALOG DEVICES

256-Position SPI/I²C Selectable Digital Potentiometer

Preliminary Technical Data

AD5161

FEATURES

- 256 Position
- End-to-End Resistance 5k, 10k, 50k, 100kΩ
- Compact uSOIC-10 (3 x 4.9mm) Package
- Pin Selectable I²C or SPI Compatible Interface
- Extra Package address decode pin A0
- Full Read/write of wiper register
- Power ON Reset to Midscale
- Single Supply +2.7V to +5.5V
- Low Temperature Coefficient 35ppm/°C
- Low power, I_{DD}=5µA
- Wide Operating Temperature -40°C to +125°C

Applications

- Mechanical Potentiometer Replacement in new designs
- Transducer Adjustment of pressure, temperature, position, chemical and optical sensors
- RF Amplifier biasing
- Automotive Electronics Adjustment
- Gain Control and Offset Adjustment

GENERAL DESCRIPTION

The AD5161 provides a compact 3x4.9mm packaged solution for 256 position adjustment applications. This device performs the same electronic adjustment function as a mechanical potentiometer or a variable resistor. Available in four different end-to-end resistance values (5k, 10k, 50k, 100k Ω) these low temperature coefficient devices are ideal for high accuracy and stability variable resistance adjustments.

The wiper settings are controllable through a pin selectable SPI or I^2C compatible digital interface, which can also be used to read back the present wiper register control word. When the SPI mode is used the device can be daisy-chained (SDO to SDI) allowing several parts to share the three micro controller lines. A command bit is available to reset the wiper position to center value, and another

Notes:

1. The terms digital potentiometers, VR, and RDAC are used interchangeably.


REV PrB, 13 DEC'02

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

command bit causes the wiper to be positioned into shutdown mode.

Operating from a 2.7 to 5.5 volt power supply consuming less than 5uA allows for usage in portable battery operated applications.

FUNCTIONAL DIAGRAM



PIN CONFIGURATION

1	А	W	10
2	В	$V_{\rm DD}$	9
3	CS/A0	SPI/I ² C	8
4	SDO	GND	7
5	SDI/ SDA	CLK/ SCL	6

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.

 Tel: 781/329-4700
 World Wide Web Site: http://www.analog.com

 Fax: 781/326-8703
 © Analog Devices, Inc., 2002

AD5161

AD5161 ELECTRICAL CHARACTERISTICS 5K, 10K, 50K, 100K Ω **VERSION** (V_{DD} = +5V ± 10%, or +3V ± 10%, V_A = +V_{DD}, V_B = 0V, -40°C < T_A < +125°C unless otherwise noted.)

+3V ± 10%, V _A = +V _{DD} , V _B = 0V, -40° Parameter	Symbol	Conditions	Min	Typ ¹	Мах	Units
DC CHARACTERISTICS RHEOSTAT MOD	E					
Resistor Differential Nonlinearity ²	R-DNL	R _{WB} , V _A = No Connect	-1	±0.25	+1	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , V_A = No Connect	-2	±0.5	+2	LSB
Nominal Resistor Tolerance ³	ΔR_{AB}	$T_A = 25^{\circ}C$	-30		30	%
Resistance Temperature Coefficient	$R_{AB}/\Delta T$	V _{AB} = V _{DD} , Wiper = No Connect		35		ppm/°C
Wiper Resistance	R _W	$V_{DD} = +5V$		50	100	Ω
DC CHARACTERISTICS POTENTIOMETER	R DIVIDER MOD	E Specifications apply to all VRs				
Resolution	Ν		8			Bits
Differential Nonlinearity ⁴	DNL		-1	±1/4	+1	LSB
Integral Nonlinearity ⁴	INL		-2	±1/2	+2	LSB
Voltage Divider Temperature Coefficient	$\Delta V_W / \Delta T$	Code = 80 _H		5		ppm/°C
Full-Scale Error	V _{WFSE}	Code = FF _H	–1.5	-0.5	+0	LSB
Zero-Scale Error	V _{WZSE}	Code = 00 _H	0	+0.5	+1.5	LSB
RESISTOR TERMINALS						
Voltage Range ⁵	V _{A,B,W}		Vss		V _{DD}	V
Capacitance ⁶ A, B	C _{A,B}	f = 1 MHz, measured to GND, Code = 80_{H}		45		pF
Capacitance ⁶ W	C _W	f = 1 MHz, measured to GND, Code = 80_{H}		60		pF
Shutdown Supply Current ⁷	IDD SD	$V_{DD} = 5.5V$		0.01	5	μA
Common-Mode Leakage	Ісм	$V_A = V_B = V_{DD} / 2$		1		nA
DIGITAL INPUTS & OUTPUTS						
Input Logic High	VIH		2.4			v
Input Logic Low	VIL				0.8	v
Input Logic High	VIH	$V_{DD} = +3V$	2.1			V
Input Logic Low	VIL	$V_{DD} = +3V$			0.6	V
Input Current	III.	$V_{IN} = 0V \text{ or } +5V$			±1	μA
Input Capacitance ⁶	C _{IL}			5		pF
POWER SUPPLIES						
Logic Supply	V _{LOGIC}		2.7		5.5	v
Power Supply Range	V _{DD RANGE}	V _{SS} = 0V	-0.3		5.5	v
Supply Current		$V_{IH} = +5V \text{ or } V_{II} = 0V$		5		μA
Power Dissipation ⁸	P _{DISS}	$V_{IH} = +5V \text{ or } V_{II} = 0V, V_{DD} = +5V$			0.2	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = +5V \pm 10\%$, Code = Midscale	-0.01	0.001	+0.01	%/%
DYNAMIC CHARACTERISTICS ^{6, 9}						
Bandwidth –3dB	BW 10K	$R_{AB} = 10K\Omega$, Code = 80_{H}		600		KHz
Bandwidth –3dB Bandwidth –3dB	BW_TOK BW 50K	$R_{AB} = 10R_{\Omega}2$, Code = 80_{H}		100		KHZ
Total Harmonic Distortion	THD _W	$V_{A} = 10$ Km s, $V_{B} = 0$ V, f=1KHz, R _{AB} = 10K Ω		0.003		м %
V_W Settling Time (10K Ω /50K Ω)	t _S	$V_A = 101133$, $V_B = 000$, $1 = 101122$, 101822 $V_A = 5V$, $V_B = 0V$, ± 1 LSB error band		2/9		μs
Resistor Noise Voltage Density	-	$R_{WB} = 5K\Omega, RS = 0$		9		nV√Hz
	e _{N_WB}	WB 01/22,110 0		5		114 112

PRELIMINARY TECHNICAL DATA

256 Position Digital Potentiometer

AD5161

AD5161 ELECTRICAL CHARACTERISTICS 5K, 10K, 50K, 100K Ω VERSION (V_{DD} = +5V \pm 10%, or

+3V \pm 10%, V_A = +V_{DD}, V_B = 0V, -40°C < T_A < +125°C unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур ¹	Max	Units
SPI INTERFACE TIMING CHARACTERI	STICS applie	s to all parts (Notes 6,10)				
Input Clock Pulse Width	t _{CH} ,t _{CL}	Clock level high or low	20			ns
Data Setup Time	t _{DS}		5			ns
Data Hold Time	t _{DH}		5			ns
CS Setup Time	t _{CSS}		15			ns
CS High Pulse Width	t _{CSW}		40			ns
CLK Fall to \overline{CS} Fall Hold Time	t _{CSH0}		0			ns
CLK Fall to CS Rise Hold Time	t _{CSH}		0			ns
CS Rise to Clock Rise Setup	t _{CS1}		10			ns
I ² C INTERFACE TIMING CHARACTERIS	STICS applies	s to all parts(Notes 6,12)				
SCL Clock Frequency	f _{SCL}				400	KHz
$t_{\sf BUF}$ Bus free time between STOP & START	t1		1.3			μs
t _{HD;STA} Hold Time (repeated START)	t2	After this period the first clock pulse is generated	0.6			μs
t _{LOW} Low Period of SCL Clock	t3		1.3			μs
t _{HIGH} High Period of SCL Clock	t4		0.6		50	μs
$t_{SU;STA}$ Setup Time For START Condition	t5		0.6			μs
t _{HD;DAT} Data Hold Time	t6				0.9	μs
t _{SU;DAT} Data Setup Time	t7		100			ns
t_F Fall Time of both SDA & SCL signals	t8				300	ns
$t_{\rm R}{\rm Rise}$ Time of both SDA & SCL signals	t9				300	ns
$t_{\mbox{SU;STO}}$ Setup time for STOP Condition	t10		0.6			μs

NOTES:

1. Typicals represent average readings at +25°C and V_{DD} = +5V.

2. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

3. $V_{AB} = V_{DD}$, Wiper $(V_W) = No$ connect

4. INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. VA = V_{DD} and V_B = 0V.

DNL specification limits of ±1LSB maximum are Guaranteed Monotonic operating conditions.

5. Resistor terminals A,B,W have no limitations on polarity with respect to each other.

6. Guaranteed by design and not subject to production test.

7. Measured at the A terminal. A terminal is open circuited in shutdown mode.

8. P_{DISS} is calculated from (I_{DD} x V_{DD}). CMOS logic level inputs result in minimum power dissipation

9. All dynamic characteristics use V_{DD} = +5V.

- 10. See timing diagram for location of measured values. All input control voltages are specified with t_R=t_F=2ns(10% to 90% of +3V) and timed from a voltage level of 1.5V. Switching characteristics are measured using V_{LOGIC} = +5V.
- 11. The AD5161 contains 2532 transistors. Die Size: 30.7mil x 76.8 mil, 2358sq. mil.

12. See timing diagram for location of measured values.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5161 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



AD5161

256 Position Digital Potentiometer

ABSOLUTE MAXIMUM RATINGS¹ (T_A = +25°C, unless
otherwise noted) V_{DD} to GND-0.3, +7V V_{A} , V_{B} , V_{W} to GND V_{DD} I_{MAX} ±20mA²Digital Inputs & Output Voltage to GND0V, +7VOperating Temperature Range-40°C to +125°CMaximum Junction Temperature (T_{J MAX})+150°CStorage Temperature-65°C to +150°CLead Temperature (Soldering, 10 sec)+300°CThermal Resistance³ θ_{JA} ,USOIC-10

NOTES

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance

3. Package Power Dissipation (TJMAX-TA)/ 0JA

ORDERING GUIDE

Model#	R	Package	Package	Brand
	(Ω)	Description	Option	
AD5161BRM5	5K	µSOIC-10	RM-10	D0C
AD5161BRM10	10K	µSOIC-10	RM-10	D0D
AD5161BRM50	50K	µSOIC-10	RM-10	D0E
AD5161BRM100	100K	µSOIC-10	RM-10	D0F

AD5161

SPI Interface

TABLE 1: AD5161 Serial-Data Word Format

B7	B6	B5	B4	B 3	B2	B1	B0	
D7	D6	D5	D4	D3	D2	D1	D0	
MSB							LSB	
D7 MSB 2 ⁷							2 ⁰	




Figure 1A. AD5161 Timing Diagram($V_A = 5V$, $V_B = 0V$, $V_W = V_{OUT}$)




Figure 1B. Detail Timing Diagram($V_A = 5V, V_B = 0V, V_W = V_{OUT}$)

I²C Interface

Write Mode:

s	0	1	0	1	1	0	A 0	w	Α	x	R S	S D	х	x	x	x	x	Α	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Α	Р
	Slave Address Byte							Ins	truct	ion E	yte							Data	Byte	Э								

Read Mode:

s	0	1	0	1	1	0	A 0	R	A	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	A	Ρ
Slave Address Byte										Data	Byte)							

S = Start Condition

- **P** = Stop Condition
- A = Acknowledge
- X = Don't Care
- W = Write
- R = Read

RS = Reset wiper to Midscale 80_H
SD = Shutdown connects wiper to B terminal and open circuits A terminal. It does not change contents of wiper register.
D7,D6,D5,D4,D3,D2,D1,D0 = Data Bits




Figure 2. Detail Timing Diagram




Figure 2. Writing to the RDAC Register




Figure 3. Reading Data from a Previously Selected RDAC Register in Write Mode

AD5161

TABLE 2: AD5161 PIN Descriptions Pin Name Description 1 А A Terminal 2 В **B** Terminal CS/A0 Chip Select Input, Active Low. When 3 CS returns high, data will be loaded into the DAC register 1 Programmable address bit 0 for multiple package decoding SDO Serial Clock Input, positive edge 4 triggered 5 SDI/SDA Serial Data Input 1 Serial Data Input/Output CLK/SCL Serial Clock Input, positive edge 6 triggered 7 GND **B** Terminal 8 SPI/I²C Digital Interface Select (SPI/I²C Select); SPI when DIS='0', I²C when DIS='1' 9 **Positive Power Supply** V_{DD} 10 W W Terminal

PIN CONFIGURATION

1	А	W	10
2	В	V_{DD}	9
3	CS/A0	SPI/I ² C	8
4	SDO	GND	7
5	SDI/ SDA	CLK/ SCL	6

OUTLINE DIMENSIONS Dimensions shown in inches and (millimeters)

