# 600mA Low $\mathrm{V}_{\text {IN }}$ Buck Regulator in $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN 

## feATURES

- 1.6 V to 5.5 V Input Voltage Range
- Internal Soft-Start
- Selectable 1.7MHz or 2.6MHz Constant Frequency Operation
- Internal Oscillator can be Synchronizable to an External Clock, 1MHz to 3MHz Range
- High Efficiency: Up to 95\%
- Very Low Quiescent Current: Only $65 \mu A$ During Burst Mode ${ }^{\circledR}$ Operation
- 600 mA Output Current ( $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$ )
- 750mA Peak Inductor Current
- No Schottky Diode Required
- Low Dropout Operation: 100\% Duty Cycle
- 0.613V Reference Voltage
- Stable with Ceramic Capacitors
- Shutdown Mode Draws <1^A Supply Current
- Current Mode Operation for Excellent Line and Load Transient Response
- Overtemperature Protection
- Available in a Low Profile ( 0.75 mm ) 8-Lead
$(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ DFN Package


## APPLICATIONS

- Cellular Phones
- Digital Cameras
- MP3 Players


## DESCRIPTIOn

The LTC ${ }^{\circledR} 3409$ is a high efficiency, monolithic synchronous buck regulator using a constant frequency, current mode architecture. The output voltage is adjusted via an external resistor divider.

Fixed switching frequencies of 1.7 MHz and 2.6 MHz are supported. Alternatively, an internal PLL will synchronize to an external clock in the frequency range of 1 MHz to 3 MHz . This range of switching frequencies allows the use of small surface mount inductors and capacitors, including ceramics.
Supply current during Burst Mode operation is only $65 \mu \mathrm{~A}$ dropping to $<1 \mu \mathrm{~A}$ in shutdown. The 1.6 V to 5.5 V input voltage range makes the LTC3409 ideally suited for single cell Li-Ion, Li-Metal and 2-cell alkaline, NiCd or NiMH battery-powered applications. 100\% duty cycle capability provides low dropout operation, extending battery life in portable systems. Burst Mode operation can be userenabled, increasing efficiency at light loads, further extending battery life.
The internal synchronous switch increases efficiency and eliminates the need for an external Schottky diode. Internal soft-start offers controlled output voltage rise time at start-up without the need for external components.
$\overline{\mathbf{Q}}$, LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 5481178, 6580258, 6304066, 6127815, 6498466, 6611131.

## TYPICAL APPLICATION

High Efficiency Step-Down Converter




ABSOLUTE MAXIMUUM RATINGS
(Note 1)
Input Supply Voltage $\qquad$ -0.3 V to 6 V
RUN, $\mathrm{V}_{\mathrm{FB}}$, MODE, SYNC Voltages.-0.3 V to $\left(\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}\right)$
SW Voltage $\qquad$ .. -0.3 V to $\left(\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}\right)$
Operating Temperature Range (Note 2) .. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Junction Temperature (Note 3) $\qquad$ $125^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

## PACKAGE/ORDER InFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

## eLECTRICAL CHARACTERISTICS

The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $V_{I N}=2.2 V$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VRUN | RUN Threshold |  | $\bullet$ | 0.3 | 0.65 | 1.1 | V |
| IRUN | RUN Leakage Current |  |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {MODE }}$ | MODE Threshold |  | $\bullet$ | 0.3 | 0.65 | 1.1 | V |
| IMODE | MODE Leakage Current |  |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SYNCTH }}$ | SYNC Threshold |  | $\bullet$ | 0.3 | 0.65 | 1.1 | V |
| ISYNC | SYNC Leakage Current |  |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {FB }}$ | Regulated Feedback Voltage | (Note 4) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> (Note 4) $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ <br> (Note 4) $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | $\bullet$ | $\begin{aligned} & 0.6007 \\ & 0.5992 \\ & 0.5977 \end{aligned}$ | $\begin{aligned} & 0.6130 \\ & 0.6130 \\ & 0.6130 \end{aligned}$ | $\begin{aligned} & 0.6252 \\ & 0.6268 \\ & 0.6283 \end{aligned}$ | V V V |
| ${ }_{\text {lVFB }}$ | Feedback Current |  |  |  |  | $\pm 30$ | nA |
| $\Delta \mathrm{V}_{\text {OVL }}$ | $\Delta \mathrm{V}_{\text {FBOVL }}$ Overvoltage Lockout | $\Delta \mathrm{V}_{\text {OVL }}=\Delta \mathrm{V}_{\text {FBOVL }}-\mathrm{V}_{\text {FB }}$ (Note 6) |  | 35 | 61 | 85 | mV |
| $\Delta V_{\text {FB }}$ | Reference Voltage Line Regulation | (Note 4) | $\bullet$ |  | 0.04 | 0.4 | \%/V |
| 嗄UUT | Output Voltage Line Regulation | $\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, 1.6 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ |  |  | 0.04 | 0.4 | \%/V |
| $\mathrm{l}_{\text {PK }}$ | Peak Inductor Current | $\begin{aligned} & \mathrm{V}_{\text {IN }}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {FB }}=0.5 \mathrm{~V} \text { or } \mathrm{V}_{\text {OUT }}=90 \%, \\ & \text { Duty Cycle }<35 \% \end{aligned}$ |  | 0.75 | 1 | 1.3 | A |
| VLOADREG | Output Voltage Load Regulation |  |  |  | 0.5 |  | \% |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | $\bullet$ | 1.6 |  | 5.5 | V |
| IS | Input DC Bias Current Active Mode Sleep Mode Shutdown | $\begin{aligned} & (\text { Note } 5) \\ & V_{\text {OUT }}=90 \%, I_{\text {LOAD }}=0 \mathrm{~A} \\ & V_{\text {OUT }}=103 \%, I_{\text {LOAD }}=0 \mathrm{~A} \\ & V_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 350 \\ 65 \\ 0.1 \end{gathered}$ | $\begin{gathered} 475 \\ 120 \\ 5 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| fosc | Nominal Oscillator Frequency | $\begin{aligned} & \text { SYNC = GND } \\ & \text { SYNC }=V_{\text {IN }} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 0.9 \\ & 1.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 2.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.1 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| SYNC TH | SYNC Threshold | When SYNC Input is Toggling (Note 7) |  |  | 0.63 |  | V |
| SYNC $\mathrm{f}_{\text {MIN }}$ | Minimum SYNC Pin Frequency |  |  |  | 1 |  | MHz |
| SYNC f ${ }_{\text {MAX }}$ | Maximum SYNC Pin Frequency |  |  |  | 3 |  | MHz |
| SYNC PW | Minimum SYNC Pulse Width |  |  |  | 100 |  | ns |
| tss | Soft-Start Period | RUN $\uparrow$ |  |  | 1 |  | ms |

ELECTRICAL CHARACTGRISTICS
The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $V_{I N}=2.2 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC $\mathrm{t}_{0}$ | SYNC Timeout | Delay from Removal of EXT CLK Until Fixed Frequency Operation Begins (Note 7) |  | 30 |  | $\mu \mathrm{S}$ |
| $\overline{R_{\text {PFET }}}$ | $\mathrm{R}_{\text {DS(ON) }}$ of P-Channel FET | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$, Wafer Level $I_{\text {SW }}=100 \mathrm{~mA}$, DD Package |  | $\begin{aligned} & 0.33 \\ & 0.35 \end{aligned}$ |  | $\Omega$ $\Omega$ |
| $\mathrm{R}_{\text {NFET }}$ | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of N-Channel FET | $I_{S W}=100 \mathrm{~mA}$, Wafer Level <br> $I_{\text {SW }}=100 \mathrm{~mA}$, DD Package |  | $\begin{aligned} & 0.22 \\ & 0.25 \end{aligned}$ |  | $\Omega$ |
| LSSW | SW Leakage | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ |  | $\pm 0.1$ | $\pm 3$ | $\mu \mathrm{A}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LTC3409E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: $T_{\mathrm{J}}$ is calculated from the ambient temperature $\mathrm{T}_{\mathrm{A}}$ and power dissipation $P_{D}$ according to the following formula:

LTC3409: $T_{J}=T_{A}+\left(P_{D}\right)\left(43^{\circ} \mathrm{C} / \mathrm{W}\right)$
This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Overtemperature protection becomes active at a junction temperature greater than the maximum operating junction temperature. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 4: The LTC3409 is tested in a proprietary test mode that connects $V_{F B}$ to the output of the error amplifier.
Note 5: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.
Note 6: $\Delta \mathrm{V}_{\text {OVL }}$ is the amount $\mathrm{V}_{\mathrm{FB}}$ must exceed the regulated feedback voltage.
Note 7: Determined by design, not production tested.

## TYPICAL PGRFORmANCE CHARACTERISTICS

(From Typical Application on the front page except for the resistive divider resistor values)



Efficiency vs Load Current
$V_{\text {OUT }}=2.5 \mathrm{~V}$

Efficiency vs Load Current
$V_{\text {OUT }}=1.2 \mathrm{~V}$



3409 G03
Efficiency vs Input Voltage
$\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$, Pulse Skip

Efficiency vs Input Voltage
$\mathrm{V}_{\text {OUt }}=1.2 \mathrm{~V}$, Burst Mode Operation


3409 G02

Reference Voltage vs Temperature


## TYPICAL PERFORMAOCE CHARACTERISTICS

(From Typical Application on the front page except for the resistive divider resistor values)


## Dynamic Supply Current vs

Temperature, $\mathrm{V}_{I N}=3.6 \mathrm{~V}$,
$\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}$, 0 Load


## Switch Leakage vs Temperature

$\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$


Switch Leakage vs Input Voltage


## TYPICAL PERFORMANCE CHARACTERISTICS

(From Typical Application on the front page except for the resistive divider resistor values)


## PIn FUNCTIOnS

$V_{F B}$ (Pin 1): Feedback Pin. Receives the feedback voltage from an external resistive divider across the output.
GND (Pin 2): Ground Pin.
$\mathrm{V}_{\text {IN }}$ (Pins 3, 4): Main Supply Pins. Must be closely decoupled to GND, Pin 2 and Pin 9 , with a $4.7 \mu$ F or greater ceramic capacitor.
MODE (Pin 5): Mode Select Input. To select pulse skipping mode, force this pin above 1.1V. Forcing this pin below 0.3 V selects Burst Mode operation. Do not leave MODE floating.
SW (Pin 6): Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.
RUN (Pin 7): Run Control Input. Forcing this pin above 1.1 V enables the part. Forcing this pin below 0.3 V shuts down the device. In shutdown, all functions are disabled drawing <1 $\mu$ A supply current. Do not leave RUN floating.

SYNC (Pin 8): External CLK Input/Fixed Switching Frequency Selection. Forcing this pin above 1.1V for greater than $30 \mu \mathrm{~s}$ selects 2.6 MHz switching frequency. Forcing this pin below 0.3 V for greater than $30 \mu \mathrm{~s}$ selects 1.7 MHz switching frequency.
External clock input, 1 MHz to 3 MHz frequency range. When the SYNC pin is clocked in this frequency range the SYNC threshold is nominally 0.63 V . To allow for good noise immunity, SYNC signal should swing at least 0.3V below and above this nominal value ( 0.33 V to 0.93 V ). Do not leave SYNC floating.
GND (Pin 9): Exposed Pad. The Exposed Pad is ground. It must be soldered to PCB ground to provide both electrical contact and optimum thermal performance.

## fUnCTIONAL DIAGRAM



## OPERATION

## Main Control Loop

The LTC3409 uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, I ${ }_{\text {COMM }}$, resets the RS latch. The peak inductor current at which I COMP resets the RS latch is controlled by the output of error amplifier EA. The $V_{F B}$ pin, described in the Pin Functions section, allows EA to receive an output feedback voltage from an external resistive divider. When the load current increases, it causes a slight decrease in the feedback voltage relative to the 0.613 V reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current
starts to reverse, as indicated by the current reversal comparator I IRCMP, or the beginning of the next clock cycle.

Comparator OVDET guards against transient overshoots $>10 \%$ by turning the main switch off and keeping it off until the transient has ended.

## Burst Mode Operation

The LTC3409 is capable of Burst Mode operation in which the internal power MOSFETs operate intermittently based on load demand. To enable Burst Mode operation, simply connect the MODE pin to GND. To disable Burst Mode operation and enable PWM pulse skipping mode, connect the MODE pin to $\mathrm{V}_{\text {IN }}$ or drive it with a logic high ( $\mathrm{V}_{\text {MODE }}$ $>1.1 \mathrm{~V}$ ). In this mode, the efficiency is lower at light loads, but becomes comparable to Burst Mode operation when the output load exceeds 30 mA . The advantage of pulse

## OPERATION

skipping mode is lower output ripple and less interference to audio circuitry. When the converter is in Burst Mode operation, the minimum peak current of the inductor is set to approximately 200 mA regardless of the output load. Each burst event can last from a few cycles at light loads to almost continuously cycling with short sleep intervals at moderate loads. In between these burst events, the power MOSFETs and any unneeded circuitry are turned off, reducing the quiescent current to $65 \mu \mathrm{~A}$. In this sleep state, the load current is being supplied solely from the output capacitor. As the output voltage droops, the EA amplifier's output rises above the sleep threshold signaling the BURST comparator to trip and turn the top MOSFET on. This process repeats at a rate that is dependent on the load demand.

## Short-Circuit Protection

When the output is shorted to ground the LTC3409 limits the synchronous switch current to 1.5A. If this limit is exceeded, the top power MOSFET is inhibited from turning on until the current in the synchronous switch falls below 1.5A.

## Dropout Operation

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle.

## Slope Compensation

Slope compensation provides stability in constant frequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of $40 \%$.

## User Controlled Switching Frequency

The internal oscillator of the LTC3409 can be synchronized to a user-supplied external clock applied to the SYNC pin. Alternately, when this pin is held at a fixed High or Low level for more than $30 \mu \mathrm{~s}$, the internal oscillator will revert to fixed-frequency operation; where the frequency may be selected as 1.7 MHz (SYNC Low) or 2.6MHz (SYNC High).

## Internal Soft-Start

At start-up when the RUN pin is brought high, the internal reference is linearly ramped from 0 V to 0.613 V in 1 ms . The regulated feedback voltage will follow this ramp resulting in the output voltage ramping from $0 \%$ to $100 \%$ in 1 ms . The current in the inductor during soft-start will be defined by the combination of the current needed to charge the output capacitance and the current provided to the load as the output voltage ramps up. The start-up waveform, shown in the Typical Performance Characteristics, shows the output voltage start-up from OV to 1.5 V with a $2.5 \Omega$ load and $\mathrm{V}_{\text {IN }}=2.2 \mathrm{~V}$. The $2.5 \Omega$ load results in an output of 600 mA at 1.5 V .

## APPLICATIONS INFORMATION

The basic LTC3409 application circuit is shown on the first page of this data sheet. External component selection is driven by the load requirement and begins with the selection of $L$ followed by $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUt }}$.

## Inductor Selection

For most applications, the value of the inductor will fall in the range of $1 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$ also increases the ripple current as shown in Equation 1. A reasonable starting point for setting ripple current is $\Delta I_{\mathrm{L}}=240 \mathrm{~mA}(40 \%$ of 600 mA ).

$$
\begin{equation*}
\Delta L_{L}=\frac{1}{f \cdot L} V_{\text {OUT }}\left(1-\frac{V_{0 U T}}{V_{I N}}\right) \tag{1}
\end{equation*}
$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 720 mA rated inductor should be enough for most applications ( 600 mA +120 mA ). For better efficiency, choose a low DC resistance inductor. The inductor value also has an effect on Burst Mode operation. The transition to low current operation begins when the inductor current peaks fall to approximately 200 mA . Lower inductor values (higher $\Delta \mathrm{I}_{\mathrm{L}}$ ) will cause this to occur at lower load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to increase.

## Inductor Core Selection

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3409 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3409 applications.

Table 1. Representative Surface Mount Inductors

| PART <br> NUMBER | VALUE <br> $(\mu \mathbf{H})$ | DCR <br> $(\Omega$ MAX $)$ | MAX DC <br> CURRENT $(\mathbf{A})$ | SIZE <br> $\mathbf{W} \mathbf{L} \times \mathbf{H}\left(\mathbf{m m}^{3}\right)$ |
| :--- | :---: | :---: | :---: | :---: |
| Sumida | 2.2 | 0.041 | 0.85 | $3.2 \times 3.2 \times 2.0$ |
| CDRH3D18/LD | 3.3 | 0.054 | 0.75 |  |
| Sumida | 1.5 | 0.068 | 0.90 | $3.2 \times 3.2 \times 1.2$ |
| CDRH2D11 | 2.2 | 0.170 | 0.78 |  |
| Sumida | 2.2 | 0.116 | 0.950 | $4.4 \times 5.8 \times 1.2$ |
| CMD4D11 | 3.3 | 0.174 | 0.770 |  |
| Murata | 1.0 | 0.060 | 1.00 | $2.5 \times 3.2 \times 2.0$ |
| LQH32CN | 2.2 | 0.097 | 0.79 |  |
| Tok0 | 2.2 | 0.060 | 1.08 | $2.5 \times 3.2 \times 2.0$ |
| D312F | 3.3 | 0.260 | 0.92 |  |
| Panasonic | 3.3 | 0.17 | 1.00 | $4.5 \times 5.4 \times 1.2$ |
| ELT5KT | 4.7 | 0.20 | 0.95 |  |

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {Out }}$ Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle $\mathrm{V}_{\text {OUT }} / V_{\text {IN }}$. To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$
\mathrm{C}_{\text {IN }} \text { Required } \mathrm{I}_{\text {RMS }} \cong \mathrm{I}_{\text {OUT(MAX })} \frac{\left[\mathrm{V}_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right)\right]^{1 / 2}}{\mathrm{~V}_{\text {IN }}}
$$

This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $\mathrm{I}_{\mathrm{RMS}}$ $=I_{0 U T} / 2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question. The selection of $\mathrm{C}_{\text {OUT }}$ is driven by the required effective series resistance (ESR). Typically, once the ESR requirement for $\mathrm{C}_{\text {OUT }}$ has been met, the RMS current rating generally far exceeds the $\mathrm{I}_{\text {RIPPLE(P-P) }}$ requirement. The output ripple $\mathrm{DV}_{\text {OUT }}$ is determined by:

$$
\Delta \mathrm{V}_{\text {OUT }}=\Delta \mathrm{l}_{\mathrm{L}}\left(\mathrm{ESR}+\frac{1}{8 \bullet \mathrm{f} \cdot \mathrm{C}_{\text {OUT }}}\right)
$$

## APPLICATIONS INFORMATION

where $\mathrm{f}=$ operating frequency, $\mathrm{C}_{\text {OUT }}=$ output capacitance and $\Delta I_{L}=$ ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since $\Delta_{L}$ increases with input voltage. Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. In the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

## Using Ceramic Input and Output Capacitors

Higher value, lower cost ceramic capacitors are now available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3409's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used to achieve very low output ripple and small circuit size.
However, care must be taken when these capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\text {IN }}$. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\mathrm{IN}}$, large enough to damage the part.
When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

## Output Voltage Programming

The output voltage is set by a resistive divider according to the following formula:

$$
\mathrm{V}_{\text {OUT }}=0.613 \mathrm{~V}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in Figure 1.


Figure 1

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:
Efficiency = 100\% - (L1 + L2 + L3 + ...)
where L1, L2, etc. are the individual losses as a percentage of input power.
Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC3409 circuits: $V_{I N}$ quiescent current and I ${ }^{2} R$ losses. The $\mathrm{V}_{\text {IN }}$ quiescent current loss dominates the efficiency loss at very low load currents whereas the $I^{2} R$ loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence as illustrated in Figure 2.

APPLICATIONS INFORMATION


Figure 2

1. The $V_{I N}$ quiescent current is due to two components: the DC bias current as given in the Electrical Characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ, moves from $\mathrm{V}_{\text {IN }}$ to ground. The resulting $\mathrm{dQ} / \mathrm{dt}$ is the current out of $\mathrm{V}_{\text {IN }}$ that is typically larger than the DC bias current. In continuous mode, $I_{G A T E C H G}=\left(Q_{T}+Q_{B}\right)$ where $Q_{T}$ and $Q_{B}$ are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to $\mathrm{V}_{\text {IN }}$ and thus their effects will be more pronounced at higher supply voltages.
2. $I^{2} R$ losses are calculated from the resistances of the internal switches, $\mathrm{R}_{\mathrm{SW}}$, and external inductor $\mathrm{R}_{\mathrm{L}}$. In continuous mode, the average output current flowing through inductor $L$ is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET $\mathrm{R}_{\mathrm{DS}(0 \mathrm{O})}$ and the duty cycle (DC) as follows:

$$
\mathrm{R}_{\mathrm{SW}}=\left(\mathrm{R}_{\mathrm{DS}(\mathbf{O N}) \text { TOP }}\right)(\mathrm{DC})+\left(\mathrm{R}_{\mathrm{DS}(\mathbf{O N}) B O T)}\right)(1-\mathrm{DC})
$$

The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics. Thus, to obtain I ${ }^{2}$ R losses, simply add $R_{S W}$ to $R_{L}$ and multiply the result by the square of the average output current.

Other losses including $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$ ESR dissipative losses and inductor core losses generally account for less than 2\% total additional loss.

## Thermal Considerations

In most applications the LTC3409 does not dissipate much heat due to its high efficiency. But, in applications where the LTC3409 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately $150^{\circ} \mathrm{C}$, both power switches will be turned off and the SW node will become high impedance.

To avoid the LTC3409 from exceeding the maximum junction temperature, the user will need to do a thermal analysis. The goal of the thermal analysis is to determine whether the operating conditions exceed the maximum junction temperature of the part. The temperature rise is given by:

$$
\mathrm{T}_{\mathrm{R}}=\left(\mathrm{P}_{\mathrm{D}}\right)\left(\theta_{\mathrm{JA}}\right)
$$

where $P_{D}$ is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature.
The junction temperature, $T_{J}$, is given by:

$$
T_{J}=T_{A}+T_{R}
$$

where $T_{A}$ is the ambient temperature.
As an example, consider the LTC3409 in dropout at an input voltage of 1.6 V , a load current of 600 mA and an ambient temperature of $75^{\circ} \mathrm{C}$. From the typical performance graph of switch resistance, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P-channel switch at $75^{\circ} \mathrm{C}$ is approximately $0.48 \Omega$. Therefore, power dissipated by the part is:

$$
P_{D}=I_{L O A D}{ }^{2} \cdot R_{D S(O N)}=172.8 \mathrm{~mW}
$$

For the DD8 package, the $\theta_{\mathrm{JA}}$ is $43^{\circ} \mathrm{C} / \mathrm{W}$. Thus, the junction temperature of the regulator is:

$$
\mathrm{T}_{J}=75^{\circ} \mathrm{C}+(0.1728)(43)=82.4^{\circ} \mathrm{C}
$$

which is well below the maximum junction temperature of $125^{\circ} \mathrm{C}$.

## APPLICATIONS INFORMATION

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ).

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, Vout immediately shifts by an amount equal to ( $\Delta L_{\text {LOAD }} \bullet E S R$ ), where ESR is the effective series resistance of $\mathrm{C}_{\text {OUT }} \Delta_{\text {LOAD }}$ also begins to charge or discharge $\mathrm{C}_{0 \mathrm{UT}}$, which generates a feedback error signal. The regulator loop then acts to return $V_{\text {OUT }}$ to its steady state value. During this recovery time $\mathrm{V}_{\text {OUT }}$ can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control Ioop theory, see Application Note 76.
A second, more severe transient is caused by switching in loads with large ( $>1 \mu \mathrm{~F}$ ) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with $\mathrm{C}_{\text {OUT }}$, causing a rapid drop in $\mathrm{V}_{\text {OUT }}$. No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately ( $25 \cdot \mathrm{C}_{\text {LOAD }}$ ). Thus, a $10 \mu \mathrm{~F}$ capacitor charging to 3.3 V would require a 250 us rise time, limiting the charging current to about 130 mA .

## Board Layout Considerations

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3409. These items are also illustrated graphically in the layout diagram of Figure 3. Check the following in your layout.

1. Does the capacitor $\mathrm{C}_{\mathrm{IN}}$ connect to the power $\mathrm{V}_{\mathrm{IN}}$ (Pins 3, 4) and GND (Exposed Pad) as close as possible? This capacitor provides the AC current to the internal power MOSFETs and their drivers.
2. Are the $\mathrm{C}_{0 U T}$ and L1 closely connected? The (-) plate of $\mathrm{C}_{\text {OUT }}$ returns current to GND and the $(-)$ plate of $\mathrm{C}_{\mathrm{IN}}$.
3. The resistor divider, R1 and R2, must be connected between the $(+)$ plate of $\mathrm{C}_{\text {OUt }}$ and a ground sense line terminated near GND (Exposed Pad). The feedback signals $V_{\text {FB }}$ should be routed away from noisy components and traces, such as the SW line (Pins 6), and its trace should be minimized.
4. Keep sensitive components away from the SW pins. The input capacitor $\mathrm{C}_{\mathrm{IN}^{\prime}}$ and the resistors R1 and R2 should be routed away from the SW traces and the inductors.
5. A ground plane is preferred, but if not available, keep the signal and power grounds segregated with small signal components returning to the GND pin at one point. They should not share the high current path of $\mathrm{C}_{\text {IN }}$ or $\mathrm{C}_{\text {OUT }}$.
6. Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. These copper areas should be connected to $\mathrm{V}_{\mathrm{IN}}$ or GND.


Figure 3

## APPLICATIONS InFORMATION

## Design Example

As a design example, assume the LTC3409 is used in a 2-alkaline cell battery-powered application. The $V_{\text {IN }}$ will be operating from a maximum of 3.2 V down to about 1.8 V . The load current requirement is a maximum of 600 mA but most of the time it will be in standby mode, requiring only 2 mA . Efficiency at both low and high load currents is important. Output voltage is 1.5 V . With this information we can calculate $L$ using Equation 2 :

$$
\begin{equation*}
L=\frac{1}{f \cdot \Delta I_{\mathrm{L}}} V_{\text {OUT }}\left(1-\frac{V_{\text {OUT }}}{V_{I N}}\right) \tag{2}
\end{equation*}
$$

Substituting $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=3.2 \mathrm{~V}, \Delta \mathrm{~L}_{\mathrm{L}}=240 \mathrm{~mA}$ and $f=1.7 \mathrm{MHz}$ in Equation 2 gives:

$$
\mathrm{L}=\frac{1}{1.7 \mathrm{MHz} \cdot 240 \mathrm{~mA}} 1.5\left(1-\frac{1.5}{3.2}\right) \cong 2.2 \mu \mathrm{H}
$$

For best efficiency choose a 750 mA or greater inductor with less than $0.3 \Omega$ series resistance. $\mathrm{C}_{\text {IN }}$ will require an RMS current rating of at least $0.3 \mathrm{~A} \cong l_{\operatorname{LOAD}(\operatorname{MAX})} / 2$ at temperature.

For the feedback resistors, choose R2 = 133k. R1 can then be calculated from Equation 2 at 191K. Figure 4 shows the complete circuit along with its efficiency curve.
Table 2 below gives $1 \%$ resistor values for selected output voltages.

| $\mathbf{V}_{\text {OUT }}$ | R1 | R2 |
| :---: | :---: | :---: |
| 0.85 V | 51.1 k | 133 k |
| 1.2 V | 127 k | 133 k |
| 1.5 V | 191 k | 133 k |
| 1.8 V | 255 k | 133 k |




Figure 4

PACKAGE DESCRIPTION
DD Package
8-Lead Plastic DFN (3mm $\times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1698)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


BOTTOM VIEW—EXPOSED PAD
NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

## TYPICAL APPLICATION

2-Cell to $1.2 \mathrm{~V} / 600 \mathrm{~mA}$ Regulator for High Efficiency and Low Profile


## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1878 | 600 mA (Iout), 550 kHz , Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}$ : 2.7 V to $6 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=10 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{MS} 8$ Package |
| LTC1879 | 1.20A (lout), 550kHz, Synchronous Step-Down DC/DC Converter | $\begin{aligned} & 95 \% \text { Efficiency, } \mathrm{V}_{\text {IN }}: 2.7 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=15 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 16 \text {-Lead TSSOP } \end{aligned}$ |
| LT3020 | 100mA, Low Voltage VLDO ${ }^{\text {TM }}$ | $\begin{aligned} & V_{\text {IN: }}: 0.9 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}(\mathrm{MIN})=0.20 \mathrm{~V} \text {, Dropout Voltage }=0.15 \mathrm{~V} \text {, } \\ & \mathrm{I}_{\mathrm{Q}}=120 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<3 \mu \mathrm{~A}, \mathrm{~V}_{0 U T}=\text { ADJ, DFN/MS8 Packages } \end{aligned}$ |
| LTC3025 | 100mA, Low Voltage VLDO | $\begin{aligned} & V_{\text {IN: }}: 0.9 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.40 \mathrm{~V} \text {, Dropout Voltage }=0.05 \mathrm{~V} \text {, } \\ & \mathrm{I}_{\mathrm{Q}}=54 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=\text { ADJ, DFN Package } \end{aligned}$ |
| LTC3404 | 600 mA (Iout), 1.4MHz, Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.7 V to $6 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=10 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, MS8 Package |
| LTC3405/LTC3405A | 300 mA (Iout), 1.5MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT ${ }^{\text {TM }}$ Package |
| LTC3406/LTC3406B | 600 mA (Iout), 1.5MHz, Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LTC3407 | Dual, 600 mA (Iout), 1.5 MHz , Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 10-$ Lead MSE Package |
| LTC3411 | 1.25A (Iout), 4MHz, Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 10$-Lead MS Package |

VLDO and ThinSOT are trademarks of Linear Technology Corporation.

