## POWER MANAGEMENT

## Features

■ Input voltage - 0.7 V to 3.8 V

- Minimum start-up voltage -0.85 V
- Output voltage - fixed at 3.3 V ; adjustable from 1.8 V to 4.0 V
- Peak input current limit - 1.2 A typically
- Output current at $3.3 \mathrm{~V}_{\text {out }}-100 \mathrm{~mA}$ with $\mathrm{V}_{\text {IN }}=1.0 \mathrm{~V}$, 150 mA with $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$
- Efficiency up to $94 \%$
- Internal synchronous rectifier
- Switching frequency -1.2 MHz
- Automatic power save
- Anti-ringing circuit
- Operating supply current (measured at OUT) - $50 \mu \mathrm{~A}$
- Shutdown current - $0.1 \mu \mathrm{~A}$ (typ)
- No forward conduction path during shutdown
- Available in ultra-thin $1.5 \times 2.0 \times 0.6$ (mm) MLPD-6 package
- Fully WEEE and RoHS compliant


## Applications

- MP3 players
- Smart Phones and cellular phones
- Palmtop computers and handheld Instruments
- PCMCIA cards
- Memory cards
- Digital cordless phones
- Personal medical products
- Wireless VoIP phones
- Small motors


## Description

The SC120 is a high efficiency, low noise, synchronous step-up DC-DC converter that provides boosted voltage levels in low-voltage handheld applications. The wide input voltage range allows use in systems with single NiMH or alkaline battery cells as well as in systems with higher voltage battery supplies. It features an internal 1.2A switch and synchronous rectifier to achieve up to $94 \%$ efficiency and to eliminate the need for an external Schottky diode. The output voltage can be set to 3.3 V with internal feedback, or to any voltage within the specified range using a standard resistor divider.

The SC120 operates in Pulse Width Modulation (PWM) mode for moderate to high loads and Power Save Mode (PSAVE) for improved efficiency under light load conditions. It features anti-ringing circuitry for reduced EMI in noise sensitive applications. Output disconnect capability is included to reduce leakage current, improve efficiency, and eliminate external components sometimes needed to disconnect the load from the supply during shutdown.

Low quiescent current is maintained with a high 1.2 MHz operating frequency. Small external components and the space saving MLPD- $6,1.5 \times 2.0 \times 0.6 \mathrm{~mm}$ package make this device an excellent choice for small handheld applications that require the longest possible battery life.

## Typical Application Circuit



## Pin Configuration



## Marking Information




#### Abstract

Absolute Maximum Ratings IN, OUT, LX, FB (V) .............................. - 0.3 to +6.0 EN (V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 to ( $\mathrm{V}_{\text {IN }}+0.3$ ) ESD Protection Level ${ }^{(1)}(\mathrm{kV})$ 3


## Recommended Operating Conditions

Ambient Temperature Range ( ${ }^{\circ} \mathrm{C}$ )............. -40 to +85

$V_{\text {OUT }}(\mathrm{V})$
1.8 to 4.0

## Thermal Information

Thermal Resistance, Junction to Ambient ${ }^{(2)}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$. . . . 84
Maximum Junction Temperature ( ${ }^{\circ} \mathrm{C}$ ) . . . . . . . . . . . . . . 150
Storage Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) $\ldots \ldots . . .$. . -65 to +150
Peak IR Reflow Temperature ( 10 s to 30 s) ( ${ }^{\circ} \mathrm{C}$ ) $\ldots . .+260$

Exceeding the above specifications may result in permanent damage to the device or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not recommended.

NOTES:
(1) Tested according to JEDEC standard JESD22-A114.
(2) Calculated from package in still air, mounted to $3 \times 4.5$ (in), 4 layer FR4 PCB with thermal vias under the exposed pad per JESD51 standards.

## Electrical Characteristics

Unless otherwise noted $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}, \mathrm{C}_{\text {IN }}=\mathrm{C}_{\text {out }}=22 \mu \mathrm{~F}, \mathrm{~L}_{1}=4.7 \mu \mathrm{H}, \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range | $\mathrm{V}_{\text {IN }}$ |  | 0.7 |  | 3.8 | V |
| Minimum Startup Voltage | $\mathrm{V}_{\text {Iv-su }}$ | $\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | 0.85 | V |
| Shutdown Current | $\mathrm{I}_{\text {SHDN }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Operating Supply Current ${ }^{(1)}$ | 10 | In PSAVE mode, non-switching, measured at OUT |  | 50 |  | $\mu \mathrm{A}$ |
| Internal Oscillator Frequency | $\mathrm{f}_{\text {osc }}$ |  |  | 1.2 |  | MHz |
| Maximum Duty Cycle | $D C_{\text {max }}$ |  |  | 90 |  | \% |
| Minimum Duty Cycle | $D C_{\text {MIN }}$ |  |  |  | 15 | \% |
| Output Voltage | $\mathrm{V}_{\text {out }}$ | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | 3.3 |  | V |
| Adjustable Output Voltage Range | $\mathrm{V}_{\text {OUT_RNG }}$ | $\mathrm{V}_{\text {OUT }} \geq \mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$ | 1.8 |  | 4.0 | V |
| Internal Feedback Reference Accuracy | $\mathrm{V}_{\text {INT_ }}$ FB | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V},\left(\mathrm{~V}_{\text {OUT }}\right.$ set to 3.3 V$)$ | -3 |  | 3 | \% |
| FB Pin Regulation Voltage | $V_{\text {FB }}$ |  | 1.182 | 1.200 | 1.218 | V |
| FB Pin Input Current | $\mathrm{I}_{\text {FB }}$ | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$ |  |  | 0.1 | $\mu \mathrm{A}$ |
| Startup Time | $\mathrm{t}_{\text {su }}$ |  |  | 1 |  | ms |
| P-Channel ON Resistance | $\mathrm{R}_{\text {DSP }}$ | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  | 0.6 |  | $\Omega$ |

## Electrical Characteristics (continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N-Channel ON Resistance | $\mathrm{R}_{\text {DSN }}$ | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  | 0.5 |  | $\Omega$ |
| N-Channel Current Limit | $I_{\text {LIM(N) }}$ | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$ | 0.9 | 1.2 |  | A |
| P-Channel Startup Current Limit | $\mathrm{I}_{\text {LIM(P)-SU }}$ | $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {OUT }} \mathrm{V}_{\mathrm{EN}}>\mathrm{V}_{\text {IH }}$ |  | 150 |  | mA |
| LX Leakage Current PMOS | $I_{\text {LXP }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{LX}}=0 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| LX Leakage Current NMOS | $\mathrm{I}_{\text {LXN }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{LX}}=3.3 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Logic Input High | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {iN }}=3.0 \mathrm{~V}$ | 0.85 |  |  | V |
| Logic Input Low | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$ |  |  | 0.2 | V |
| Logic Input Current High | $\mathrm{I}_{\text {H }}$ | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Logic Input Current Low | $1{ }_{1}$ | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ | -0.2 |  |  | $\mu \mathrm{A}$ |

NOTES:
(1) Quiescent operating current is drawn from OUT while in regulation. The quiescent operating current projected to IN is approximately $\mathrm{I}_{\mathrm{Q}} \times\left(\mathrm{V}_{\text {oUT }} / \mathrm{V}_{\text {IN }}\right)$.

## Typical Characteristics



Efficiency vs. $\mathrm{I}_{\text {OUT }}\left(\mathrm{V}_{\text {oUT }}=3.3 \mathrm{~V}\right)$


Efficiency vs. $\mathrm{I}_{\text {OUT }}\left(\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}\right)$


Efficiency vs. $\mathrm{I}_{\text {oUT }}\left(\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}\right)$


Efficiency vs. $\mathrm{I}_{\text {out }}\left(\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}\right)$


Efficiency vs. $\mathrm{I}_{\text {out }}\left(\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}\right)$


## Typical Characteristics (continued)



Load Regulation ( $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ )


Load Regulation vs. $\left(\mathrm{V}_{\text {out }}=4.0 \mathrm{~V}\right)$


Load Regulation ( $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Load Regulation ( $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$ )



## Typical Characteristics (continued)



Line Regulation - PSAVE Mode ( $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ )



Line Regulation - PWM Mode ( $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Line Regulation — PWM Mode ( $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$ )


Line Regulation — PWM Mode ( $\mathrm{V}_{\text {out }}=4.0 \mathrm{~V}$ )


## Typical Characteristics (continued)

Temperature Reg. - PSAVE Mode ( $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Temperature Reg. — PSAVE Mode ( $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$ )


Temperature Reg. - PSAVE Mode ( $\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}$ )


Temperature Reg. - PWM Mode ( $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Temperature Reg. - PWM Mode ( $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$ )


Temperature Reg. - PWM Mode ( $\mathrm{V}_{\text {oUT }}=4.0 \mathrm{~V}$ )


## Typical Characteristics (continued)

Startup Max. Load Current vs. $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}\right)$


Startup Max. Load Current vs. $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}\right)$


Startup Max. Load Current vs. $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}\right)$


Startup Min. Load Resistance vs. $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}\right)$


Startup Min. Load Resistance vs. $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}\right)$


Startup Min. Load Resistance vs. $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\text {OUT }}=4.0 \mathrm{~V}\right)$


## Typical Characteristics (continued)



Load Transient (PSAVE to PWM)


PSAVE Operation


Minimum Start-up Voltage vs. Temperature


Load Transient (PWM to PWM)


Time $=(100 \mu \mathrm{~s} / \mathrm{div})$

PWM Operation


## Pin Descriptions

| Pin \# | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | LX | Switching node - connect an inductor from the input supply to this pin. |
| 2 | GND | Signal and power ground. |
| 3 | IN | Battery input and damping switch connection. |
| 4 | EN | Enable digital control input - active high. |
| 5 | FB | Feedback input - connect to GND for preset 3.3 V output. A voltage divider is connected from OUT to GND to adjust output from 1.8 V to 4.0 V . |
| 6 | OUT | Output voltage supply pin — requires an external $10 \mu \mathrm{~F}$ bypass capacitor (while under $\mathrm{V}_{\text {out }}$ bias) for normal operation. |
| T | Thermal Pad | Thermal Pad is for heat sinking purposes - connect to ground using multiple vias — not connected internally. |

## Block Diagram



## Applications Information

## Detailed Description

The SC120 is a synchronous step-up Pulse Width Modulated (PWM) DC-DC converter utilizing a 1.2 MHz fixed frequency current mode architecture. It is designed to provide output voltages in the range 1.8 V to 4.0 V from an input voltage as low as 0.7 V , with a (output unloaded) start up input voltage of 0.85 V .

The device operates in two modes: PWM and automatic PSAVE mode. In PWM operation, the devices uses pulse width modulation control to regulate the output under moderate to heavy load conditions. It switches to PSAVE mode when lightly loaded. Quiescent current consumption is as little as $50 \mu \mathrm{~A}$, into the OUT pin, when in PSAVE mode.

The regulator control circuitry is shown in the Block Diagram. It is comprised of a programmable feedback controller, an internal 1.2 MHz oscillator, an n channel Field Effect Transistor (FET) between the LX and GND pins, and a p-channel FET between the LX and OUT pins. The current flowing through both FETs is monitored and limited as required for startup, PWM operation, and PSAVE operation. An external inductor must be connected between the IN pin and the LX pin. When the n-channel FET is turned on, the LX pin is internally grounded, connecting the inductor between IN and GND. This is called the on-state. During the on-state, inductor current flows to ground and is increasing. When the $n$-channel FET is turned off and the p-channel FET is turned on (known as the off-state), the inductor is then connected between IN and OUT. The (now decreasing) inductor current flows from the input to the output, boosting the output voltage above the input voltage.

## Output Voltage Selection

The SC120 output voltage can be programmed to an internally preset value or it can be programmed with external resistors. The output is internally programmed to 3.3 V when the FB pin is connected to GND. Any output voltage in the range 1.8 V to 4.0 V can be programmed with a resistor voltage divider between OUT and the FB pin as shown in Figure 1.


Figure 1 - Output Voltage Feedback Circuit
The values of the resistors in the voltage divider network are chosen to satisfy the equation:

$$
V_{\text {OUT }}=V_{F B} \times\left(1+\frac{R_{1}}{R_{2}}\right)
$$

The value of $R_{2}$ should be $590 \mathrm{k} \Omega$ or larger for stability. Otherwise, the values of $R_{1}$ and $R_{2}$ can be as large as desired to achieve low quiescent current.

## PWM Operation

The PWM cycle runs at a fixed frequency ( $\mathrm{f}_{\text {osc }}=1.2 \mathrm{MHz}$ ), with a variable duty cycle (D). PWM operation continually draws current from the input supply (except for discontinuous mode, described below). During the on-state, of the PWM cycle, the n-channel FET is turned on, grounding the inductor at the LX pin. This causes the current flowing from the input supply through the inductor to ground to ramp up. During the off-state, the n-channel FET is turned off and the p-channel FET (synchronous rectifier) is turned on. This causes the inductor current to flow from the input supply through the inductor into the output capacitor and load, boosting the output voltage above the input voltage. The cycle then repeats to reenergize the inductor.

Ideally, the steady state (constant load) duty cycle is determined by $\mathrm{D}=1-\left(\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\text {out }}\right)$, but must be greater in practice to overcome dissipative losses. The SC120 PWM controller constrains the value of $D$ such that $0.15<\mathrm{D}<0.9$, (approximately).

The average inductor current during the off-state multiplied by (1-D) is equal to the average load current. The inductor current is alternately ramping up (on-state) and down (off-state) at a rate and amplitude determined by

## Applications Information (continued)

the inductance value, the input voltage, and the on-time $(\mathrm{D} \times \mathrm{T})$. Therefore, the instantaneous inductor current will be alternately larger and smaller than the average. If the average output current is sufficiently small, the minimum inductor current can reach zero during the off-state. If the energy stored in the inductor is depleted (if the inductor current decreases to zero) during the off-state, both FETs turn off for the remainder of the off-state. If this discontinuous mode (DM) operation persists, the SC120 transitions to PSAVE operation.

## PSAVE Operation

At light loads, the SC120 will operate in PSAVE mode. PSAVE mode ensures proper regulation when $\mathrm{V}_{\text {IN }}$ is too close to $\mathrm{V}_{\text {out }}$ while the output load is too small to keep the duty cycle above its minimum value. At very low output load, PSAVE mode will operate more efficiently than PWM mode. PSAVE operation is triggered by 256 consecutive cycles of DM operation in PWM mode, when the output of the $\mathrm{P}_{\text {LIM }}$ amplifier falls to 0 V during the off-state due to low load current.

PSAVE mode requires fewer circuit resources than PWM mode. All unused circuitry is disabled to reduce quiescent power dissipation. In PSAVE mode, the OUT pin voltage monitoring circuit remains active and the output voltage error amplifier operates as a comparator. PSAVE regulation is shown in Figure 2. When $\mathrm{V}_{\text {OUT }}<1.008 \times \mathrm{V}_{\text {REG }}$ where $\mathrm{V}_{\text {REG }}$ is the programmed output voltage, a burst of fixed-period switching occurs to boost the output voltage. The n-channel FET turns on (on-state) until the inductor current rises to approximately 240 mA . Then the $n$-channel FET turns off and the p-channel FET turns on to transfer the inductor energy to the output capacitor and load for the duration of the off-state. This cycle repeats until $\mathrm{V}_{\text {OUT }}>1.018 \times \mathrm{V}_{\text {REG }}$, at which point bot FETs are turned off. The output capacitor then discharges into the load until $\mathrm{V}_{\text {OUT }}<1.008 \times \mathrm{V}_{\text {REG }}$, and the burst cycle repeats.

When the output current increases above a predetermined level, either of two PSAVE exit conditions will force the resumption of PWM operation. The first PSAVE exit criterion is shown in Figure 2. If the PSAVE burst cycle cannot provide sufficient current to the output, the output voltage will decrease during the burst. If


Figure 2 - PSAVE Operation With Exit to PWM Due To Output Voltage Decay

## Applications Information (continued)



Figure 3 - PSAVE Operation With Exit to PWM Due To Off-time < $5 \mu \mathrm{~s}$
$\mathrm{V}_{\text {OUT }}<0.98 \times \mathrm{V}_{\text {REG' }}$ PWM operation will resume. The second PSAVE exit criterion, illustrated in Figure 3, depends on the rate of discharge of the output capacitor between PSAVE bursts. If the time between bursts is less than $5 \mu \mathrm{~s}$, then PWM operation resumes. The output capacitance value will affect the second criterion, but not the first. Reducing the output capacitor will reduce the output load at which PSAVE mode exits to PWM mode.

Within each on/off cycle of a PSAVE burst, the rate of decrease of the inductor current during the off-state is proportional to $\left(\mathrm{V}_{\text {out }}-\mathrm{V}_{\text {IN }}\right)$. If $\mathrm{V}_{\text {IN }}$ is sufficiently close to $\mathrm{V}_{\text {out }}$ the decrease in current during the off-state may not overcome the increase in current during the minimum on-time of the on-state, approximately 100 ns . This can result in the peak inductor current rising above the PSAVE mode n -channel FET current limit. (Normally, when the n -channel FET current limit is reached, the on-state ends immediately and the off-state begins. This sets the duty cycle on a cycle-by-cycle basis.) This inductor current rise accumulates with each successive cycle in the burst. The result is that the output load current that can be supported in PSAVE under this high $\mathrm{V}_{\text {IN }}$ condition will be greater than occurs if the 240 mA current limit can be enforced. Therefore the PSAVE exit load due to the first exit criterion (Figure 2) can increase significantly. This
phenomenon is advantageous. Reverting to PWM operation with high $\mathrm{V}_{\text {IN }}$ can result in $\mathrm{V}_{\text {out }}$ rising above $\mathrm{V}_{\text {REG }}$ due to the PWM minimum duty cycle. PSAVE operation avoids this voltage rise because of its voltage-threshold on/off control. If the load remains low enough to remain in PSAVE, $\mathrm{V}_{\text {IN }}$ can approach and even slightly exceed $\mathrm{V}_{\text {our }}$. To initally enter PSAVE mode, the initial startup load must be small enough to cause discontinuous mode PWM operation. This PSAVE mode startup load upper limit can be increased if needed by reducing the inductance (refer to the section Inductor Selection). Sufficiently large output capacitance will prevent PSAVE exit due to the second exit criterion (Figure 3).

PSAVE $\mathrm{V}_{\text {out }}$ ripple may increase due to parasitic capacitance on the external FB pin network. If using external feedback programming, it is prudent to add a small capacitor between OUT and FB to the circuit board layout. When operating the SC120 in the final configuration in PSAVE, observe the amplitude of PSAVE ripple. If the ripple exceeds 50 mV for the expected range of input voltage, a small-value capacitor should be tried. Capacitance on the order of a few picofarads is often sufficient to bring the ripple amplitude to approximately 50 mV .

## Applications Information (continued)

## The Enable Pin

The EN pin is a high impedance logical input that can be used to enable or disable the SC120 under processor control. $\mathrm{V}_{\mathrm{EN}}<0.2 \mathrm{~V}$ will disable regulation, set the LX pin in a high-impedance state (turn off both FET switches), and turn on an active discharge device to discharge the output capacitor via the OUT pin. $\mathrm{V}_{\mathrm{EN}}>0.85 \mathrm{~V}$ will enable the output. The startup sequence from the EN pin is identical to the startup sequence from the application of input power.

## Regulator Startup, Short Circuit Protection, and Current Limits

The SC120 permits power up at input voltages from 0.85 V to 3.8 V . Startup current limiting of the internal switching n -channel and p -channel FET power devices protects them from damage in the event of a short between OUT and GND. As the output voltage rises, progressively lessrestrictive current limits are applied. This protection unavoidably prevents startup into an excessive load.

To begin, the p-channel FET between the LX and OUT pins turns on with its current limited to approximately 150 mA , the short-circuit output current. When $\mathrm{V}_{\text {out }}$ approaches $\mathrm{V}_{\text {IN }}$ (but is still below 1.7 V ), the n -channel current limit is set to 350 mA (the p-channel limit is disabled), the internal oscillator turns on (approximately 200 kHz ), and a fixed $75 \%$ duty cycle PWM operation begins. (See the section PWM Operation.) When the output voltage exceeds 1.7 V , normal fixed frequency variable duty cycle PWM operation begins, with the $n$-channel FET's current limited to 350 mA to prevent excessive output voltage overshoot. If the $n$-channel FET current limit is exceeded, the on-state ends immediately and the off-state begins, overriding the output voltage regulation controller. This reduces the duty cycle on a cycle-by-cycle basis. When $\mathrm{V}_{\text {out }}$ is within $2 \%$ of the programmed regulation voltage, the $n$-channel FET current limit is raised to 1.2 A .

Once variable duty cycle PWM operation is initiated, the output becomes independent of $\mathrm{V}_{\text {IN }}$ and output regulation can be maintained for $\mathrm{V}_{\text {IN }}$ as low as 0.7 V , subject to the maximum duty cycle and peak current limits. The duty cycle must remain between $15 \%$ and $90 \%$ for the device to operate within specification.

Note that startup with a regulated active load is not the same as startup with a resistive load. The resistive load output current increases proportionately as the output voltage rises until it reaches programmed $\mathrm{V}_{\text {out }} / \mathrm{R}_{\text {LOAD }}$ while a regulated active load presents a constant load as the output voltage rises from OV to programmed $\mathrm{V}_{\text {out }}$. Note also that if the load applied to the output exceeds an applicable $\mathrm{V}_{\text {out }}$-dependent startup current limit or duty cycle limit, the criterion to advance to the next startup stage may not be achieved. In this situation startup may pause at a reduced output voltage until the load is reduced further.

## Output Overload and Recovery

When in PSAVE operation, an increasing load will eventually satisfy one of the PSAVE exit criteria and regulation will revert to PWM operation. As previously noted, the PWM steady state duty cycle is determined by $\mathrm{D}=1-\left(\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {OUT }}\right)$, but must be somewhat greater in practice to overcome dissipative losses. As the output load increases, the dissipative losses also increase. The PWM controller must increase the duty cycle to compensate. Eventually, one of two overload conditions will occur, determined by $\mathrm{V}_{\text {IN }^{\prime}} \mathrm{V}_{\text {out }}$, and the overall dissipative losses due to the output load current. Either the maximum duty cycle of $90 \%$ will be reached or the $n$-channel FET 1.2A (nominal) peak current limit will be reached, which effectively limits the duty cycle to a lower value. Above that load, the output voltage will decrease rapidly and in reverse order the startup current limits will be invoked as the output voltage falls through its various voltage thresholds. How far the output voltage drops depends on the load V-I characteristics.

A reduction in input voltage, such as due to a discharging battery, will lower the load current at which overload occurs. Lower input voltage increases the duty cycle required to produce a given output voltage. And lower input voltage also increases the input current to maintain the input power, which increases dissipative losses and further increases the required duty cycle. Therefore an increase in load current or a decrease in input voltage can result in output overload.

Once an overload has occurred, the load must be decreased to permit recovery. The conditions required for

## Applications Information (continued)

overload recovery are identical to those required for successful initial startup.

## Anti-ringing Circuitry

In PWM operation, the $n$-channel and p-channel FETs are simultaneously turned off when the inductor current reaches zero. They remain off for the zero-inductorcurrent portion of the off-state. Note that discontinuous mode is a marginal-load condition, which if persistent will trigger a transition to PSAVE operation.

When both FET switches are simultaneously turned off, an internal switch between the IN and LX pins is closed, providing a moderate resistance path across the inductor to dampen the oscillations at the LX pin. This effectively reduces EMI that can develop from the resonant circuit formed by the inductor and the drain capacitance at LX.

The anti-ringing circuitry is disabled between PSAVE bursts.

## Component Selection

The SC120 provides optimum performance when a $4.7 \mu \mathrm{H}$ inductor is used with a $10 \mu \mathrm{~F}$ output capacitor. Different component values can be used to modify PSAVE exit or entry loads, modify output voltage ripple in PWM mode, improve transient response, or to reduce component size or cost.

## Inductor Selection

The inductance value primarily affects the amplitude of inductor current ripple ( $\Delta I_{\mathrm{L}}$ ). Reducing inductance increases $\Delta \mathrm{I}_{\mathrm{L}}$. This raises the inductor peak current, $I_{L-\max }=I_{L-\text {-avg }}+\Delta I_{L^{\prime}} / 2$, where $I_{L \text {-avg }}$ is the inductor current averaged over a full on/off cycle. $I_{\text {L-max }}$ is subject to the n -channel FET current limit $\mathrm{I}_{\text {LIM(N) }}$, therefore reducing the inductance may lower the output overload current threshold. Increasing $\Delta I_{\llcorner }$also lowers the inductor minimum current, $\mathrm{I}_{\mathrm{L} \text { min }}=\mathrm{I}_{\mathrm{L} \text {-avg }}-\Delta \mathrm{I}_{\mathrm{L}} / 2$, thus raising the PSAVE entry load current threshold. This is the output load below which $I_{L \text {-min }}=0$, the boundary between continuous mode and discontinuous mode PWM regulation, which signals the SC120 controller to switch to PSAVE operation. In the extreme case of $\mathrm{V}_{\text {IN }}$ approaching $\mathrm{V}_{\text {out }}$ smaller inductance can also reduce the PSAVE inductor burst-envelope current ripple and voltage ripple.

The governing equations for inductor selection are the following. Equating input power to output power, noting that input current equals inductor current, and averaging over a full PWM switching cycle,

$$
\mathrm{I}_{\text {L-avg }}=\frac{1}{\eta} \times \frac{\mathrm{V}_{\text {out }} \times \mathrm{I}_{\text {out }}}{\mathrm{V}_{\mathbb{N}}}
$$

where $\eta$ is efficiency.
$\Delta \mathrm{I}_{\mathrm{L}}$ is the inductor (and thus the input) peak-to-peak current. Neglecting the n-channel FET $\mathrm{R}_{\mathrm{DS} \text {-oN }}$ and the inductor DCR, for duty cycle $D$, and with $T=1 / f_{\text {oss }}$

$$
\Delta \mathrm{L}_{\mathrm{L}-\mathrm{on}}=\frac{1}{\mathrm{~L}} \int_{0}^{D T} \mathrm{~V}_{\mathrm{IN}} \mathrm{dt}=\frac{\mathrm{V}_{\mathbb{N}} \times \mathrm{D} \times \mathrm{T}}{\mathrm{~L}}
$$

This is the change in $I_{L}$ during the on-state. During the off-state, again neglecting the $p$-channel FET $R_{D S \text {-on }}$ and the inductor DCR,

$$
\Delta \mathrm{I}_{\mathrm{L}-\text { off }}=\frac{1}{\mathrm{~L}} \int_{\mathrm{DT}}^{T}\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\text {out }}\right) \mathrm{dt}=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {out }}\right) \times \mathrm{T}}{\mathrm{~L}}(1-\mathrm{D})
$$

Note that this is a negative quantity, since $\mathrm{V}_{\text {OUT }}>\mathrm{V}_{\text {IN }}$ and $0<\mathrm{D}<1$. For a constant load in steady-state, the inductor current must satisfy $\Delta I_{\text {L-on }}+\Delta I_{\text {L-off }}=0$. Substituting the two expressions and solving for $D$, obtain $D=1-V_{\text {IN }} / V_{\text {out }}$. Using this expression, and the positive valued expression $\Delta \mathrm{I}_{\mathrm{L}}=\Delta \mathrm{I}_{\text {L-on }}$ for current ripple amplitude, obtain expanded expression for $I_{L-\text { max }}$ and $\mathrm{I}_{\mathrm{L} \text { min }}$.

$$
\mathrm{I}_{\mathrm{L}-\text { max } \text { min }}=\frac{\mathrm{V}_{\text {out }} \times \mathrm{I}_{\text {OUT }}}{\mathrm{V}_{\text {IN }} \times \eta} \pm \frac{\mathrm{T}}{2 \times \mathrm{L}} \times \frac{\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {oUT }}} \times\left(\mathrm{V}_{\text {oUT }}-\mathrm{V}_{\text {IN }}\right)
$$

If the value of $\mathrm{I}_{\text {OUT }}$ decreases until $\mathrm{I}_{\mathrm{L} \text {-min }}=0$, which is the boundary of continuous and discontinuous PWM operation, the SC120 will transition from PWM operation to PSAVE operation. Define this value of $I_{\text {OUT }}$ as $I_{\text {PSAVE-entry }}$. Setting the expression for $\mathrm{I}_{\mathrm{L} \text { min }}$ to 0 and solving,

$$
\mathrm{I}_{\text {PSAVE-entry }}=\frac{\eta \times \mathrm{T}}{2 \times \mathrm{L}}\left(\frac{\mathrm{~V}_{\text {IN }}}{V_{\text {out }}}\right)^{2}\left(\mathrm{~V}_{\text {out }}-\mathrm{V}_{\text {IN }}\right)
$$

## Applications Information (continued)

The programmed value of $\mathrm{V}_{\text {OUT }}$ is constant. $I_{\text {PSAVE-entry }}$ is a polynomial function of $\mathrm{V}_{\mathrm{IN}}$. Equating $\mathrm{dl}_{\text {PSAVE-entry }} / \mathrm{dV}_{\mathrm{IN}}=0$ and solving for $V_{\mathbb{N}}$ reveals that there is one non-zero extremum of this function, a maximum, at $\mathrm{V}_{\text {IN }}=2 / 3 \mathrm{~V}_{\text {ouT }}$. Applying this value of $\mathrm{V}_{\mathbb{N}^{\prime}}$

$$
\mathrm{I}_{\text {PSAVE-enty-max }}=\frac{\eta \times T}{\mathrm{~L}} \times \frac{2}{27} \times \mathrm{V}_{\text {OUT }}
$$

The value of the inductor determines the PSAVE entry output load current. Evaluate $I_{\text {PSAVE-entry }}$ at the smallest and largest expected values of $V_{\text {IN }}$. If the input range includes $\mathrm{V}_{\text {IN }}=2 / 3 \mathrm{~V}_{\text {out' }}$ also determine $\mathrm{I}_{\text {PSAVE-entry-max }}$. If the largest $\mathrm{V}_{\text {IN }}$ exceeds approximately $90 \%$ of $\mathrm{V}_{\text {out }}$ then instead evaluate PSAVE entry at $\mathrm{V}_{\text {IN }}=0.9 \mathrm{~V}_{\text {out }}$. Since PSAVE exit will require an unusually high output load current at high $\mathrm{V}_{\mathbb{N}}$. This was explained in a previous section, therefore PSAVE entry under this condition may not be relevant.

The inductor selection should also consider the $n$-channel FET current limit for the expected range of input voltage and output load current. The largest $\mathrm{I}_{\mathrm{L} \text {-avg }}$ will occur at the expected smallest $\mathrm{V}_{\text {IN }}$ and largest $\mathrm{I}_{\text {out }}$. Determine the largest allowable $\Delta \mathrm{I}_{\mathrm{L}^{\prime}}$, based on the largest expected $\mathrm{I}_{\text {L-avg }}$ the minimum n-channel FET current limit, and the inductor tolerance. Ensure that in the worst case, $\mathrm{I}_{\text {L-avg }}+\Delta \mathrm{I}_{\mathrm{L}} / 2<\mathrm{I}_{\text {LIM(N) }}$.

These calculations include the parameter $\eta$, efficiency. Efficiency varies with $\mathrm{V}_{\mathbb{N}^{\prime}} \mathrm{I}_{\text {out }}$ and temperature. Estimate $\eta$ using the plots provided in this datasheet, or from experimental data, at the operating condition of interest when computing the effect of a new inductor value on PSAVE entry and I-limit margin.

Any chosen inductor should have low DCR, compared to the $R_{D S-o N}$ of the FET switches, to maintain efficiency, though for $D C R \ll R_{D S-\text { on }}$, further reduction in DCR will provide diminishing benefit. The inductor $I_{\text {SAT }}$ value should exceed the expected $\mathrm{I}_{\mathrm{L} \text { max }}$. The inductor self-resonant frequency should exceed $5 \times \mathrm{f}_{\text {osc }}$. Any inductor with these properties should provide satisfactory performance.

Table 1 lists the manufacturers of recommended inductor options.

Table 1 - Recommended Inductors

| Manufacturer/ <br> Part \# | Value <br> $(\boldsymbol{\mu H})$ | DCR <br> $(\boldsymbol{\Omega})$ | Rated <br> Current <br> $(\mathbf{m A})$ | Tolerance <br> $(\%)$ | Dimensions <br> LxWxH <br> $(\mathbf{m m})$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Murata <br> LQH43MN4R7K03L | 4.7 | 0.4 | 500 | 10 | $4.5 \times 3.2 \times 2.6$ |

## Capacitor Selection

Input and output capacitors must be chosen carefully to ensure that they are of the correct value and rating. The output capacitor requires a minimum capacitance value of $10 \mu \mathrm{~F}$ at the programmed output voltage to ensure stability over the full operating range. This must be considered when choosing small package size capacitors as the DC bias must be included in their derating to ensure this required value. For example, a $10 \mu \mathrm{~F} 0805$ capacitor may provide sufficient capacitance at low output voltages but may be too low at higher output voltages. Therefore, a higher capacitance value may be required to provide the minimum of $10 \mu \mathrm{~F}$ at these higher output voltages. Additional output capacitance may be required for $\mathrm{V}_{\text {IN }}$ close to $\mathrm{V}_{\text {out }}$ to reduce ripple in PSAVE mode and to ensure stability in PWM mode, especially at higher output load currents.

Low ESR capacitors such as X5R or X7R type ceramic capacitors are recommended for input bypassing and output filtering. Low-ESR tantalum capacitors are not recommended due to possible reduction in capacitance seen at the switching frequency of the SC120. Ceramic capacitors of type Y 5 V are not recommended as their temperature coefficients make them unsuitable for this application. Table 2 lists the manufacturer of the recommended capacitor.

Table 2 - Recommended Capacitor

| Manufacturer/ <br> Part Number | Value <br> $(\boldsymbol{\mu F})$ | Rated Voltage <br> (VDC) | Type | Case <br> Size |
| :--- | :---: | :---: | :---: | :---: |
| Murata <br> GRM21BR60J226ME39B | 22 | 6.3 | X5R | 0805 |

## Applications Information (continued)

## PCB Layout Considerations

Poor layout can degrade the performance of the DC-DC converter and can contribute to EMI problems, ground bounce, and resistive voltage losses. Poor regulation and instability can result.

A few simple design rules can be implemented to ensure good layout:

- Place the inductor and filter capacitors as close to the device as possible and use short wide traces between the power components.
- Route the output voltage feedback path away from the inductor and LX node to minimize noise and magnetic interference.
- Maximize ground metal on the component side to improve the return connection and thermal dissipation. Separation between the LX node and GND should be maintained to avoid coupling capacitance between the LX node and the ground plane.
- Use a ground plane with several vias connecting to the component side ground to further reduce noise interference on sensitive circuit nodes.



## Outline Drawing — MLPD-UT-6 1.5x2



NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS TERMINALS.


| DIMENSIONS |  |  |
| :---: | :---: | :---: |
| DIM | INCHES | MILLIMETERS |
| C | $(.077)$ | $(1.95)$ |
| G | .047 | 1.20 |
| H | .051 | 1.30 |
| K | .031 | 0.80 |
| P | .020 | 0.50 |
| R | .006 | 0.15 |
| X | .012 | 0.30 |
| Y | .030 | 0.75 |
| $Z$ | .106 | 2.70 |

NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
3. THERMAL VIAS IN THE LAND PATTERN OF THE EXPOSED PAD SHALL BE CONNECTED TO A SYSTEM GROUND PLANE. FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR FUNCTIONAL PERFORMANCE OF THE DEVICE.

## Contact Information

