## feftures

- Integrated Dual 14-Bit ADCs
- Sample Rate: 65Msps/40Msps/25Msps
- Single 3V Supply (2.7V to 3.4V)

■ Low Power: $400 \mathrm{~mW} / 235 \mathrm{~mW} / 150 \mathrm{~mW}$

- 74dB SNR up to 70 MHz Input
- 85dB SFDR up to 70MHz Input
- 110 dB Channel Isolation at 100 MHz
- Multiplexed or Separate Data Bus
- Flexible Input: 1VP-p to 2VP-p Range
- 575MHz Full Power Bandwidth S/H
- Clock Duty Cycle Stabilizer
- Shutdown and Nap Modes
- Pin Compatible Family

65Msps: LTC2293 (12-Bit), LTC2298 (14-Bit)
40Msps: LTC2292 (12-Bit), LTC2297 (14-Bit) 25Msps: LTC2291 (12-Bit), LTC2296 (14-Bit)

- 64-Pin (9mm $\times 9 \mathrm{~mm}$ ) QFN Package


## APPLICATIONS

- Wireless and Wired Broadband Communication
- Imaging Systems
- Spectral Analysis
- Portable Instrumentation


## DESCRIPTION

The LTC ${ }^{\circledR} 2298 / L T C 2297 / L T C 2296$ are 14 -bit $65 \mathrm{Msps} /$ 40Msps/25Msps, low power dual 3V A/D converters designed for digitizing high frequency, wide dynamic range signals. The LTC2298/LTC2297/LTC2296 are perfect for demanding imaging and communications applications with AC performance that includes 74 dB SNR and 85 dB SFDR for signals well beyond the Nyquist frequency.
DC specs include $\pm 1.2 \mathrm{LSB}$ INL (typ), $\pm 0.5 \mathrm{LSB}$ DNL (typ) and no missing codes over temperature. The transition noise is a low 1 LSB RMs.
A single 3 V supply allows low power operation. A separate output supply allows the outputs to drive 0.5 V to 3.3 V logic. An optional multiplexer allows both channels to share a digital output bus.

A single-ended CLK input controls converter operation. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.
$\overline{\boldsymbol{\Omega}, \text { LTC and LT are registered trademarks of Linear Technology Corporation. }}$ All other trademarks are the property of their respective owners.

TYPICAL APPLICATION


ABSOLUTG MAXIMUM RATINGS$O V_{D D}=V_{D D}($ Notes 1, 2)Supply Voltage (VD)D)
$\qquad$4 V
Digital Output Ground Voltage (OGND)

$\qquad$
-0.3 V to 1 V Analog Input Voltage (Note 3) ..... -0.3 V to ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ) Digital Input Voltage .................... -0.3 V to ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ) Digital Output Voltage ................ -0.3 V to $\left(0 \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$Power Dissipation 1500 mW
Operating Temperature Range
LTC2298C, LTC2297C, LTC2296C
$\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ LTC2298I, LTC2297I, LTC2296I .......... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Storage Temperature Range $\qquad$ .$-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) ................. $300^{\circ} \mathrm{C}$


Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

CONVERTER CHARACTERISTICS
The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 4)

| PARAMETER | CONDITIONS |  | LTC2298 |  |  | LTC2297 |  |  | LTC2296 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Resolution (No Missing Codes) |  | $\bullet$ | 14 |  |  | 14 |  |  | 14 |  |  | Bits |
| Integral Linearity Error | Differential Analog Input (Note 5) | $\bullet$ | -5 | $\pm 1.2$ | 5 | -5 | $\pm 1.2$ | 5 | -5 | $\pm 1.2$ | 5 | LSB |
| Differential Linearity Error | Differential Analog Input | $\bullet$ | -1 | $\pm 0.5$ | 1 | -1 | $\pm 0.5$ | 1 | -1 | $\pm 0.5$ | 1 | LSB |
| Offset Error | (Note 6) | $\bullet$ | -12 | $\pm 2$ | 12 | -12 | $\pm 2$ | 12 | -12 | $\pm 2$ | 12 | mV |
| Gain Error | External Reference | $\bullet$ | -2.5 | $\pm 0.5$ | 2.5 | -2.5 | $\pm 0.5$ | 2.5 | -2.5 | $\pm 0.5$ | 2.5 | \%FS |
| Offset Drift |  |  |  | $\pm 10$ |  |  | $\pm 10$ |  |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Drift | Internal Reference |  |  | $\pm 30$ |  |  | $\pm 30$ |  |  | $\pm 30$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
|  | External Reference |  |  | $\pm 15$ |  |  | $\pm 15$ |  |  | $\pm 15$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Gain Matching |  |  |  | $\pm 0.3$ |  |  | $\pm 0.3$ |  |  | $\pm 0.3$ |  | \%FS |
| Offset Matching |  |  |  | $\pm 2$ |  |  | $\pm 2$ |  |  | $\pm 2$ |  | mV |
| Transition Noise | SENSE = 1V |  |  | 1 |  |  | 1 |  |  | 1 |  | $\mathrm{LSB}_{\text {RMS }}$ |
|  |  |  |  |  |  |  |  |  |  |  |  | ${ }^{229876}$ |

PAPLOC IAPUT The e denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 4)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :---: | :---: | :---: | UNITS

## DYOAMIC ACCURACY

The $\bullet$ denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{A}_{I N}=-1 \mathrm{dBFS}$. (Note 4)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2298 |  |  | LTC2297 |  |  | LTC2296 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SNR | Signal-to-Noise Ratio | 5MHz Input |  |  | 74.3 |  |  | 74.4 |  |  | 74.5 |  | dB |
|  |  | 12.5MHz Input | $\bullet$ |  |  |  |  |  |  | 72.7 | 74.2 |  | dB |
|  |  | 20MHz Input | $\bullet$ |  |  |  | 72.4 | 74.4 |  |  |  |  | dB |
|  |  | 30MHz Input | $\bullet$ | 72.1 | 74.3 |  |  |  |  |  |  |  | dB |
|  |  | 70MHz Input |  |  | 74.3 |  |  | 73.9 |  |  | 73.4 |  | dB |
|  |  | 140MHz Input |  |  | 73.9 |  |  | 73.3 |  |  | 73 |  | dB |
| SFDR | Spurious Free Dynamic Range 2nd or 3rd Harmonic | 5 MHz Input |  |  | 90 |  |  | 90 |  |  | 90 |  | dB |
|  |  | 12.5MHz Input | $\bullet$ |  |  |  |  |  |  | 76 | 90 |  | dB |
|  |  | 20MHz Input | $\bullet$ |  |  |  | 75 | 90 |  |  |  |  | dB |
|  |  | 30MHz Input | $\bullet$ | 75 | 90 |  |  |  |  |  |  |  | dB |
|  |  | 70MHz Input |  |  | 85 |  |  | 85 |  |  | 85 |  | dB |
|  |  | 140MHz Input |  |  | 80 |  |  | 80 |  |  | 80 |  | dB |
| SFDR | Spurious Free Dynamic Range 4th Harmonic or Higher | 5 MHz Input |  |  | 90 |  |  | 90 |  |  | 90 |  | dB |
|  |  | 12.5MHz Input | $\bullet$ |  |  |  |  |  |  | 80 | 90 |  | dB |
|  |  | 20MHz Input | $\bullet$ |  |  |  | 80 | 90 |  |  |  |  | dB |
|  |  | 30MHz Input | $\bullet$ | 78 | 90 |  |  |  |  |  |  |  | dB |
|  |  | 70MHz Input |  |  | 90 |  |  | 90 |  |  | 90 |  | dB |
|  |  | 140MHz Input |  |  | 90 |  |  | 90 |  |  | 90 |  | dB |
| S/(N+D) | Signal-to-Noise Plus Distortion Ratio | 5 MHz Input |  |  | 74.3 |  |  | 74.4 |  |  | 74.5 |  | dB |
|  |  | 12.5MHz Input | $\bullet$ |  |  |  |  |  |  | 72.2 | 74.2 |  | dB |
|  |  | 20MHz Input | $\bullet$ |  |  |  | 71.9 | 74.3 |  |  |  |  | dB |
|  |  | 30MHz Input | $\bullet$ | 71.6 | 74.2 |  |  |  |  |  |  |  | dB |
|  |  | 70MHz Input |  |  | 74.1 |  |  | 73.6 |  |  | 73.4 |  | dB |
|  |  | 140MHz Input |  |  | 71.9 |  |  | 71.9 |  |  | 71.8 |  | dB |
| $I_{\text {MD }}$ | Intermodulation Distortion | $\mathrm{f}_{\mathrm{IN}}=$ Nyquist, Nyquist + 1MHz |  |  | 90 |  |  | 90 |  |  | 90 |  | dB |
|  | Crosstalk | $\mathrm{f}_{\mathrm{IN}}=$ Nyquist |  |  | -110 |  |  | -110 |  |  | -110 |  | dB |
| $229876{ }^{\text {f }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | INEAR |  |  |  |  |  |  |  |  |  |  |  | 3 |

## LTC2298/LTC2297/LTC2296

InTEßnAL REfeßence CHAßACTERISTICS (Note 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :---: | :---: | :---: |
| $V_{\text {CM }}$ Output Voltage | $I_{\text {OUT }}=0$ | 1.475 | 1.500 | 1.525 |
| $V_{\text {CM }}$ Output Tempco |  | $\pm$ | V |  |
| $V_{\text {CM }}$ Line Regulation | $2.7 \mathrm{~V}<\mathrm{V}_{\text {DD }}<3.3 \mathrm{~V}$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
| $V_{\text {CM }}$ Output Resistance | $-1 \mathrm{~mA}<\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}$ | 3 | $\mathrm{mV} / \mathrm{V}$ |  |

## DIGITAL InPUTS AחD DIGITAL OUTPUTS The denotes the specifications which apply ver the

full operating temperature range, otherwise specifications are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. (Note 4)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS (CLK, $\overline{\text { OE, SHDN, MUX) }}$ |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | $V_{D D}=3 \mathrm{~V}$ | $\bullet$ | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | $V_{D D}=3 \mathrm{~V}$ | $\bullet$ |  |  | 0.8 | V |
| 1 IN | Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ | $\bullet$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | (Note 7) |  |  | 3 |  | pF |

LOGIC OUTPUTS
$0 V_{D D}=3 V$

| $C_{\text {OZ }}$ | Hi-Z Output Capacitance | $\overline{\mathrm{OE}}=$ High (Note 7) |  | 3 | pF |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $I_{\text {SOURCE }}$ | Output Source Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 50 | mA |
| $I_{\text {SINK }}$ | Output Sink Current | $\mathrm{V}_{\text {OUT }}=3 \mathrm{~V}$ |  | 50 | mA |
| $\mathrm{~V}_{\text {OH }}$ | High Level Output Voltage | $\mathrm{I}_{0}=-10 \mu \mathrm{~A}$ | 2.995 | V |  |
|  |  | $\mathrm{I}_{0}=-200 \mu \mathrm{~A}$ | $\bullet$ | 2.7 | 2.99 |
| $\mathrm{~V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{I}_{0}=10 \mu \mathrm{~A}$ | V |  |  |
|  |  | $\mathrm{I}_{0}=1.6 \mathrm{~mA}$ | 0.005 | V |  |


| $\underline{\mathrm{OV}} \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OH }}$ | High Level Output Voltage | $\mathrm{I}_{0}=-200 \mu \mathrm{~A}$ | 2.49 | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{I}_{0}=1.6 \mathrm{~mA}$ | 0.09 | V |
| $\mathrm{OV}_{\text {DD }}=1.8 \mathrm{~V}$ |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\mathrm{I}_{0}=-200 \mu \mathrm{~A}$ | 1.79 | V |
| $\mathrm{V}_{0 \mathrm{~L}}$ | Low Level Output Voltage | $\mathrm{I}_{0}=1.6 \mathrm{~mA}$ | 0.09 | V |

POWER REQUIREMERTS
The • denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 8)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2298 |  |  | LTC2297 |  |  | LTC2296 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{D D}$ | Analog Supply Voltage | (Note 9) | $\bullet$ | 2.7 | 3 | 3.4 | 2.7 | 3 | 3.4 | 2.7 | 3 | 3.4 | V |
| OV $\mathrm{V}_{\text {D }}$ | Output Supply Voltage | (Note 9) | $\bullet$ | 0.5 | 3 | 3.6 | 0.5 | 3 | 3.6 | 0.5 | 3 | 3.6 | V |
| $\underline{\mathrm{IV}} \mathrm{DD}$ | Supply Current | Both ADCs at $\mathrm{f}_{\mathrm{S} \text { (MAX) }}$ | $\bullet$ |  | 133 | 150 |  | 78 | 95 |  | 50 | 60 | mA |
| P PISS | Power Dissipation | Both ADCs at $\mathrm{f}_{\mathrm{S} \text { (MAX) }}$ | $\bullet$ |  | 400 | 450 |  | 235 | 285 |  | 150 | 180 | mW |
| $\mathrm{P}_{\text {SHDN }}$ | Shutdown Power (Each Channel) | $\begin{aligned} & \frac{S H D N}{}=\mathrm{H}, \\ & \overline{O E}=\mathrm{H}, \mathrm{No} \mathrm{CLK} \end{aligned}$ |  |  | 2 |  |  | 2 |  |  | 2 |  | mW |
| $\mathrm{P}_{\text {NAP }}$ | Nap Mode Power (Each Channel) | $\begin{aligned} & \frac{S H D N}{}=\mathrm{H}, \\ & \overline{\mathrm{OE}}=\mathrm{L}, \mathrm{No} \mathrm{CLK} \end{aligned}$ |  |  | 15 |  |  | 15 |  |  | 15 |  | mW |

TIMING CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 4)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2298 |  |  | LTC2297 |  |  | LTC2296 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | max | MIN | TYP | MAX |  |
| $\mathrm{f}_{\text {s }}$ | Sampling Frequency | (Note 9) | $\bullet$ | 1 |  | 65 | 1 |  | 40 | 1 |  | 25 | MHz |
| $t_{L}$ | CLK Low Time | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On (Note 7) |  | $\begin{gathered} 7.3 \\ 5 \end{gathered}$ | $\begin{aligned} & \hline 7.7 \\ & 7.7 \end{aligned}$ | $\begin{aligned} & \hline 500 \\ & 500 \end{aligned}$ | $\begin{gathered} \hline 11.8 \\ 5 \end{gathered}$ | $\begin{aligned} & 12.5 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & \hline 500 \\ & 500 \end{aligned}$ | $\begin{gathered} \hline 18.9 \\ 5 \end{gathered}$ | $\begin{aligned} & \hline 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & \hline 500 \\ & 500 \end{aligned}$ | ns |
| $\mathrm{th}^{\text {l }}$ | CLK High Time | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On (Note 7) |  | $\begin{gathered} 7.3 \\ 5 \end{gathered}$ | $\begin{aligned} & 7.7 \\ & 7.7 \end{aligned}$ | $\begin{aligned} & \hline 500 \\ & 500 \end{aligned}$ | $\begin{gathered} \hline 11.8 \\ 5 \end{gathered}$ | $\begin{aligned} & \hline 12.5 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | $\begin{gathered} \hline 18.9 \\ 5 \end{gathered}$ | $\begin{aligned} & \hline 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | ns |
| $t_{\text {AP }}$ | Sample-and-Hold Aperture Delay |  |  |  | 0 |  |  | 0 |  |  | 0 |  | ns |
| $t_{D}$ | CLK to DATA Delay | $C_{L}=5 \mathrm{pF}$ (Note 7) | $\bullet$ | 1.4 | 2.7 | 5.4 | 1.4 | 2.7 | 5.4 | 1.4 | 2.7 | 5.4 | ns |
| $\mathrm{t}_{\text {MD }}$ | MUX to DATA Delay | $\mathrm{C}_{L}=5 \mathrm{pF}$ (Note 7) | $\bullet$ | 1.4 | 2.7 | 5.4 | 1.4 | 2.7 | 5.4 | 1.4 | 2.7 | 5.4 | ns |
|  | Data Access Time After $\overline{0 E} \downarrow$ | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ (Note 7) | $\bullet$ |  | 4.3 | 10 |  | 4.3 | 10 |  | 4.3 | 10 | ns |
|  | BUS Relinquish Time | (Note 7) | $\bullet$ |  | 3.3 | 8.5 |  | 3.3 | 8.5 |  | 3.3 | 8.5 | ns |
| Pipeline Latency |  |  |  |  | 6 |  |  | 6 |  |  | 6 |  | Cycles |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: All voltage values are with respect to ground with GND and OGND wired together (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above $V_{D D}$, they will be clamped by internal diodes. This product can handle input currents of greater than 100 mA below $G N D$ or above $\mathrm{V}_{\text {DD }}$ without latchup.
Note 4: $V_{D D}=3 V$, fsample $=65 \mathrm{MHz}$ (LTC2298), 40MHz (LTC2297), or 25 MHz (LTC2296), input range $=2 V_{p-p}$ with differential drive, unless otherwise noted.

Note 5 : Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.
Note 6: Offset error is the offset voltage measured from -0.5 LSB when the output code flickers between 00000000000000 and 11111111111111.

Note 7: Guaranteed by design, not subject to test.
Note 8: $V_{D D}=3 V, f_{\text {SAMPLE }}=65 M H z(L T C 2298), 40 \mathrm{MHz}(L T C 2297)$, or 25MHz (LTC2296), input range $=1 \mathrm{~V}_{\text {p-p }}$ with differential drive. The supply current and power dissipation are the sum total for both channels with both channels active.
Note 9: Recommended operating conditions.

## LTC2298/LTC2297/LTC2296

TYPICAL PERFORMANCE CHARACTERISTICS

LTC2298/LTC2297/LTC2296:
Crosstalk vs Input Frequency


LTC2298: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{~dB}, 2 \mathrm{~V}$ Range, 65Msps


LTC2298: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{~dB}, 2 \mathrm{~V}$ Range, 65Msps


LTC2298: Typical INL, 2V Range, 65Msps


LTC2298: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz},-1 \mathrm{~dB}$, 2V Range, 65Msps


LTC2298: 8192 Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=28.2 \mathrm{MHz}$ and 26.8 MHz , -1dB, 2V Range, 65Msps


LTC2298: Typical DNL, 2V Range, 65Msps


LTC2298: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{~dB}, 2 \mathrm{~V}$ Range, 65Msps


LTC2298: Grounded Input Histogram, 65Msps


## TYPICAL PGRFORMANCE CHARACTGRISTICS

LTC2298: SNR vs Input Frequency, -1dB, 2V Range, 65Msps


LTC2298: SNR and SFDR vs Clock Duty Cycle, 65Msps


LTC2298: SFDR vs Input Frequency, -1dB, 2V Range, 65Msps


LTC2298: SNR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}, 2 \mathrm{~V}$ Range, 65 Msps


LTC2298: SNR and SFDR vs Sample Rate, 2V Range, $\mathrm{f}_{\mathrm{N}}=5 \mathrm{MHz},-1 \mathrm{~dB}$


LTC2298: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}, 2 \mathrm{~V}$ Range, 65 Msps


LTC2298: Ivod vs Sample Rate,
5 MHz Sine Wave Input, -1dB


LTC2298: Iovdd vs Sample Rate,
5 MHz Sine Wave Input, -1 dB ,
$0_{\text {VDD }}=1.8 \mathrm{~V}$


## LTC2298/LTC2297/LTC2296

## TYPICAL PGRFORMANCE CHARACTERISTICS

LTC2297: Typical INL, 2V Range, 40Msps


LTC2297: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz},-1 \mathrm{~dB}, 2 \mathrm{~V}$ Range, 40Msps


LTC2297: 8192 Point 2-Tone FFT, $\mathrm{f}_{\mathrm{N}}=21.6 \mathrm{MHz}$ and 23.6 MHz ,
-1dB, 2V Range, 40Msps


LTC2297: Typical DNL, 2V Range, 40Msps


LTC2297: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{~dB}$, 2V Range, 40Msps


LTC2297: Grounded Input Histogram, 40Msps


LTC2297: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{~dB}, 2 \mathrm{~V}$ Range, 40Msps


LTC2297: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz},-1 \mathrm{~dB}, 2 \mathrm{~V}$ Range, 40Msps


LTC2297: SNR vs Input Frequency, -1dB, 2V Range, 40Msps


## TYPICAL PGRFORMARCE CHARACTERISTICS

LTC2297: SFDR vs Input Frequency, -1dB, 2V Range, 40Msps


LTC2297: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}, 2 \mathrm{~V}$ Range, 40Msps


2297 G13

LTC2296: Typical INL,
2V Range, 25Msps


LTC2297: SNR and SFDR vs
Sample Rate, 2V Range,
$\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{~dB}$


LTC2297: Ivod vs Sample Rate, 5MHz Sine Wave Input, -1dB


2297 G14

LTC2296: Typical DNL, 2V Range, 25Msps


LTC2297: SNR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$, 2 V Range, 40Msps


LTC2297: Iovdd vs Sample Rate, 5 MHz Sine Wave Input, -1 dB , $0_{\text {VDD }}=1.8 \mathrm{~V}$


LTC2296: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{~dB}, 2 \mathrm{~V}$ Range, 25Msps


## LTC2298/LTC2297/LTC2296

## TYPICAL PGRFORMANCE CHARACTERISTICS

LTC2296: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz},-1 \mathrm{~dB}$, 2V Range, 25Msps


LTC2296: 8192 Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=10.9 \mathrm{MHz}$ and 13.8 MHz ,
-1dB, 2V Range, 25Msps


LTC2296: SFDR vs Input
Frequency, -1dB, 2V Range, 25Msps


LTC2296: 8192 Point FFT, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{~dB}, 2 \mathrm{~V}$ Range, 25Msps


LTC2296: Grounded Input Histogram, 25Msps


LTC2296: SNR and SFDR vs Sample Rate, 2V Range, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz},-1 \mathrm{~dB}$


LTC2296: 8192 Point FFT, $\mathrm{f}_{\mathrm{N}}=140 \mathrm{MHz},-1 \mathrm{~dB}, 2 \mathrm{~V}$ Range, 25Msps


LTC2296: SNR vs Input Frequency, -1dB, 2V Range, 25Msps


LTC2296: SNR vs Input Level, $f_{\mathrm{IN}}=5 \mathrm{MHz}$, 2V Range, 25Msps


## TYPICAL PGRFORMANCE CHARACTERISTICS

LTC2296: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$, 2V Range, 25Msps


LTC2296: Ivod vs Sample Rate, 5 MHz Sine Wave Input, -1 dB


LTC2296: I Iovdd vs Sample Rate, 5 MHz Sine Wave Input, -1dB, $0_{\mathrm{VDD}}=1.8 \mathrm{~V}$


## PIn functions

AINA $^{+}$(Pin 1): Channel A Positive Differential Analog Input.
$\mathrm{A}_{\mathrm{INA}^{-}}$(Pin 2): Channel A Negative Differential Analog Input.

REFHA (Pins 3, 4): Channel A High Reference. Short together and bypass to Pins 5,6 with a $0.1 \mu$ F ceramic chip capacitor as close to the pin as possible. Also bypass to Pins 5,6 with an additional $2.2 \mu \mathrm{~F}$ ceramic chip capacitor and to ground with a $1 \mu \mathrm{~F}$ ceramic chip capacitor.
REFLA (Pins 5, 6): Channel A Low Reference. Short together and bypass to Pins 3,4 with a $0.1 \mu$ F ceramic chip capacitor as close to the pin as possible. Also bypass to Pins 3, 4 with an additional $2.2 \mu \mathrm{~F}$ ceramic chip capacitor and to ground with a $1 \mu \mathrm{~F}$ ceramic chip capacitor.
$V_{D D}$ (Pins 7, 10, 18, 63): Analog 3V Supply. Bypass to GND with $0.1 \mu \mathrm{~F}$ ceramic chip capacitors.

CLKA (Pin 8): Channel A Clock Input. The input sample starts on the positive edge.

CLKB (Pin 9): Channel B Clock Input. The input sample starts on the positive edge.
REFLB (Pins 11, 12): Channel B Low Reference. Short together and bypass to Pins 13,14 with a $0.1 \mu$ F ceramic
chip capacitor as close to the pin as possible. Also bypass to Pins 13,14 with an additional $2.2 \mu$ F ceramic chip capacitor and to ground with a $1 \mu \mathrm{~F}$ ceramic chip capacitor.
REFHB (Pins 13, 14): Channel B High Reference. Short together and bypass to Pins 11,12 with a $0.1 \mu$ F ceramic chip capacitor as close to the pin as possible. Also bypass to Pins 11,12 with an additional $2.2 \mu \mathrm{~F}$ ceramic chip capacitor and to ground with a $1 \mu \mathrm{~F}$ ceramic chip capacitor.

AINB $^{-}$(Pin 15): Channel B Negative Differential Analog Input.
AINB $^{+}$(Pin 16): Channel B Positive Differential Analog Input.
GND (Pins 17, 64): ADC Power Ground.
SENSEB (Pin 19): Channel B Reference Programming Pin. Connecting SENSEB to $\mathrm{V}_{\text {CMB }}$ selects the internal reference and $\pm 0.5 \mathrm{~V}$ input range. $V_{D D}$ selects the internal reference and $a \pm 1 \mathrm{~V}$ input range. An external reference greater than 0.5 V and less than 1 V applied to SENSEB selects an input range of $\pm \mathrm{V}_{\text {SENSEB. }} \pm 1 \mathrm{~V}$ is the largest valid input range.
$\mathbf{V}_{\text {CMB }}$ (Pin 20): Channel B 1.5V Output and Input Common Mode Bias. Bypass to ground with $2.2 \mu \mathrm{~F}$ ceramic chip capacitor. Do not connect to $\mathrm{V}_{\text {CMA }}$.

## PIn functions

MUX (Pin 21): Digital Output Multiplexer Control. If MUX is High, Channel A comes out on DA0-DA13, OFA; Channel B comes out on DB0-DB13, OFB. If MUX is Low, the output busses are swapped and Channel A comes out on DBODB13, OFB; Channel B comes out on DA0-DA13, OFA. To multiplex both channels onto a single output bus, connect MUX, CLKA and CLKB together.
SHDNB (Pin 22): Channel B Shutdown Mode Selection Pin. Connecting SHDNB to GND and $\overline{\text { OEB }}$ to GND results in normal operation with the outputs enabled. Connecting SHDNB to GND and OEB to $V_{D D}$ results in normal operation with the outputs at high impedance. Connecting SHDNB to $V_{D D}$ and $\overline{O E B}$ to GND results in nap mode with the outputs at high impedance. Connecting SHDNB to $V_{D D}$ and $\overline{O E B}$ to $V_{D D}$ results in sleep mode with the outputs at high impedance.
$\overline{\text { OEB }}$ (Pin 23): Channel B Output Enable Pin. Refer to SHDNB pin function.
DB0 - DB13 (Pins 24 to 30, 33 to 39): Channel B Digital Outputs. DB13 is the MSB.
OGND (Pins 31, 50): Output Driver Ground.
OV ${ }_{\text {DD }}$ (Pins 32, 49): Positive Supply for the Output Drivers. Bypass to ground with $0.1 \mu \mathrm{~F}$ ceramic chip capacitor.
OFB (Pin 40): Channel B Overflow/Underflow Output. High when an overflow or underflow has occurred.
DAO - DA13 (Pins 41 to 48, 51 to 56): Channel A Digital Outputs. DA13 is the MSB.

OFA (Pin 57): Channel A Overflow/Underflow Output. High when an overflow or underflow has occurred.
OEA (Pin 58): Channel A Output Enable Pin. Refer to SHDNA pin function.

SHDNA (Pin 59): Channel A Shutdown Mode Selection Pin. Connecting SHDNA to GND and OEA to GND results in normal operation with the outputs enabled. Connecting SHDNA to GND and $\overline{\text { OEA }}$ to $V_{D D}$ results in normal operation with the outputs at high impedance. Connecting SHDNA to $V_{D D}$ and $\overline{O E A}$ to GND results in nap mode with the outputs at high impedance. Connecting SHDNA to $V_{D D}$ and $\overline{O E A}$ to $V_{D D}$ results in sleep mode with the outputs at high impedance.
MODE (Pin 60): Output Format and Clock Duty Cycle Stabilizer Selection Pin. Note that MODE controls both channels. Connecting MODE to GND selects straight binary output format and turns the clock duty cycle stabilizer off. $1 / 3 \mathrm{~V}_{\text {DD }}$ selects straight binary output format and turns the clock duty cycle stabilizer on. 2/3 VDD selects 2's complement output format and turns the clock duty cycle stabilizer on. $V_{D D}$ selects 2's complement output format and turns the clock duty cycle stabilizer off.
$\mathbf{V}_{\text {CMA }}$ (Pin 61): Channel A 1.5V Output and Input Common Mode Bias. Bypass to ground with $2.2 \mu \mathrm{~F}$ ceramic chip capacitor. Do not connect to $V_{\text {CMB }}$.
SENSEA (Pin 62): Channel A Reference Programming Pin. Connecting SENSEA to $\mathrm{V}_{\text {CMA }}$ selects the internal reference and a $\pm 0.5 \mathrm{~V}$ input range. $\mathrm{V}_{D D}$ selects the internal reference and $\mathrm{a} \pm 1 \mathrm{~V}$ input range. An external reference greater than 0.5 V and less than 1 V applied to SENSEA selects an input range of $\pm \mathrm{V}_{\text {SENSEA. }} \pm 1 \mathrm{~V}$ is the largest valid input range.
GND (Exposed Pad) (Pin 65): ADC Power Ground. The Exposed Pad on the bottom of the package needs to be soldered to ground.

## fUnCTIONAL BLOCK DIAGRAM



Figure 1. Functional Block Diagram (Only One Channel is Shown)

## timing diagrams

Dual Digital Output Bus Timing
(Only One Channel is Shown)


Multiplexed Digital Output Bus Timing


## APPLICATIONS INFORMATION

## DYNAMIC PERFORMANCE

Signal-to-Noise Plus Distortion Ratio

The signal-to-noise plus distortion ratio $[\mathrm{S} /(\mathrm{N}+\mathrm{D})]$ is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the ADC output. The output is band limited to frequencies above DC to below half the sampling frequency.

## Signal-to-Noise Ratio

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components except the first five harmonics and DC.

## Total Harmonic Distortion

Total harmonic distortion is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency. THD is expressed as:

$$
T H D=20 \log \sqrt{\left(V 2^{2}+V 3^{2}+V 4^{2}+\ldots V n^{2}\right)} / V 1
$$

where V 1 is the RMS amplitude of the fundamental frequency and V 2 through V are the amplitudes of the second through nth harmonics. The THD calculated in this data sheet uses all the harmonics up to the fifth.

## Intermodulation Distortion

If the ADC input signal consists of more than one spectral component, the ADC transfer function nonlinearity can produce intermodulation distortion (IMD) in addition to THD. IMD is the change in one sinusoidal input caused by the presence of another sinusoidal input at a different frequency.
If two pure sine waves of frequencies fa and fb are applied to the ADC input, nonlinearities in the ADC transfer function can create distortion products at the sum and difference frequencies of $\mathrm{mfa} \pm \mathrm{nfb}$, where m and $\mathrm{n}=0,1,2,3$, etc. The 3rd order intermodulation products are $2 \mathrm{fa}+\mathrm{fb}$,
$2 \mathrm{fb}+\mathrm{fa}, 2 \mathrm{fa}-\mathrm{fb}$ and $2 \mathrm{fb}-\mathrm{fa}$. The intermodulation distortion is defined as the ratio of the RMS value of either input tone to the RMS value of the largest 3rd order intermodulation product.

## Spurious Free Dynamic Range (SFDR)

Spurious free dynamic range is the peak harmonic or spurious noise that is the largest spectral component excluding the input signal and DC . This value is expressed in decibels relative to the RMS value of a full scale input signal.

## Input Bandwidth

The input bandwidth is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 3dB for a full scale input signal.

## Aperture Delay Time

The time from when CLK reaches midsupply to the instant that the input signal is held by the sample and hold circuit.

## Aperture Delay Jitter

The variation in the aperture delay time from conversion to conversion. This random variation will result in noise when sampling an AC input. The signal to noise ratio due to the jitter alone will be:
SNR $_{\text {JITTER }}=-20 \log (2 \pi) \bullet \boldsymbol{f}_{\mathrm{IN}} \bullet \mathrm{t}_{\mathrm{JITTER}}$

## Crosstalk

Crosstalk is the coupling from one channel (being driven by a full-scale signal) onto the other channel (being driven by a $-1 d B F S$ signal).

## CONVERTER OPERATION

As shown in Figure 1, the LTC2298/LTC2297/LTC2296 are dual CMOS pipelined multistep converters. The converters have six pipelined ADC stages; a sampled analog input will result in a digitized value six cycles later (see the Timing Diagram section). For optimal AC performance the analog inputs should be driven differentially. For cost

## LTC2298/LTC2297/LTC2296

## APPLICATIONS InFORMATION

sensitive applications, the analog inputs can be driven single-ended with slightly worse harmonic distortion. The CLK input is single-ended. The LTC2298/LTC2297/ LTC2296 have two phases of operation, determined by the state of the CLK input pin.

Each pipelined stage shown in Figure 1 contains an ADC, a reconstruction DAC and an interstage residue amplifier. In operation, the ADC quantizes the input to the stage and the quantized value is subtracted from the input by the DAC to produce a residue. The residue is amplified and output by the residue amplifier. Successive stages operate out of phase so that when the odd stages are outputting their residue, the even stages are acquiring that residue and vice versa.

When CLK is low, the analog input is sampled differentially directly onto the input sample-and-hold capacitors, inside the "Input S/H" shown in the block diagram. At the instant that CLK transitions from low to high, the sampled input is held. While CLK is high, the held input voltage is buffered by the S/H amplifier which drives the first pipelined ADC stage. The first stage acquires the output of the S/H during this high phase of CLK. When CLK goes back low, the first stage produces its residue which is acquired by the second stage. At the same time, the input S/H goes back to acquiring the analog input. When CLK goes back high, the second stage produces its residue which is acquired by the third stage. An identical process is repeated for the
third, fourth and fifth stages, resulting in a fifth stage residue that is sent to the sixth stage ADC for final evaluation.

Each ADC stage following the first has additional range to accommodate flash and amplifier offset errors. Results from all of the ADC stages are digitally synchronized such that the results can be properly combined in the correction logic before being sent to the output buffer.

## SAMPLE/HOLD OPERATION AND INPUT DRIVE

## Sample/Hold Operation

Figure 2 shows an equivalent circuit for the LTC2298/ LTC2297/LTC2296 CMOS differential sample-and-hold. The analog inputs are connected to the sampling capacitors (CSAMPLE) through NMOS transistors. The capacitors shown attached to each input ( $C_{\text {PARASITIC }}$ ) are the summation of all other capacitance associated with each input.

During the sample phase when CLK is low, the transistors connect the analog inputs to the sampling capacitors and they charge to and track the differential input voltage. When CLK transitions from low to high, the sampled input voltage is held on the sampling capacitors. During the hold phase when CLK is high, the sampling capacitors are disconnected from the input and the held voltage is passed to the ADC core for processing. As CLK transitions from high to low, the inputs are reconnected to the sampling


Figure 2. Equivalent Input Circuit

## APPLICATIONS INFORMATION

capacitors to acquire a new sample. Since the sampling capacitors still hold the previous sample, a charging glitch proportional to the change in voltage between samples will be seen at this time. If the change between the last sample and the new sample is small, the charging glitch seen at the input will be small. If the input change is large, such as the change seen with input frequencies near Nyquist, then a larger charging glitch will be seen.

## Single-Ended Input

For cost sensitive applications, the analog inputs can be driven single-ended. With a single-ended input the harmonic distortion and INL will degrade, but the SNR and DNL will remain unchanged. For a single-ended input, $\mathrm{A}_{\text {IN }}{ }^{+}$ should be driven with the input signal and $\mathrm{A}_{\mathrm{IN}}{ }^{-}$should be connected to 1.5 V or $\mathrm{V}_{\text {CM }}$.

## Common Mode Bias

For optimal performance the analog inputs should be driven differentially. Each input should swing $\pm 0.5 \mathrm{~V}$ for the 2 V range or $\pm 0.25 \mathrm{~V}$ for the 1 V range, around a common mode voltage of 1.5 V . The $\mathrm{V}_{\mathrm{CM}}$ output pin may be used to provide the common mode bias level. $V_{\text {CM }}$ can be tied directly to the center tap of a transformer to set the DC input level or as a reference level to an op amp differential driver circuit. The $\mathrm{V}_{\text {CM }}$ pin must be bypassed to ground close to the ADC with a 2.2 $\mu \mathrm{F}$ or greater capacitor.

## Input Drive Impedance

As with all high performance, high speed ADCs, the dynamic performance of the LTC2298/LTC2297/LTC2296 can be influenced by the input drive circuitry, particularly the second and third harmonics. Source impedance and reactance can influence SFDR. At the falling edge of CLK, the sample-and-hold circuit will connect the 4pF sampling capacitor to the input pin and start the sampling period. The sampling period ends when CLK rises, holding the sampled input on the sampling capacitor. Ideally the input circuitry should be fast enough to fully charge the sampling capacitor during the sampling period $1 /\left(2 F_{\text {ENCODE }}\right)$; however, this is not always possible and the incomplete settling may degrade the SFDR. The sampling
glitch has been designed to be as linear as possible to minimize the effects of incomplete settling.

For the best performance, it is recommended to have a source impedance of $100 \Omega$ or less for each input. The source impedance should be matched for the differential inputs. Poor matching will result in higher even order harmonics, especially the second.

## Input Drive Circuits

Figure 3 shows the LTC2298/LTC2297/LTC2296 being driven by an RF transformer with a center tapped secondary. The secondary center tap is DC biased with $V_{C M}$, setting the ADC input signal at its optimum DC level. Terminating on the transformer secondary is desirable, as this provides a common mode path for charging glitches caused by the sample and hold. Figure 3 shows a 1:1 turns ratio transformer. Other turns ratios can be used if the source impedance seen by the ADC does not exceed $100 \Omega$ for each ADC input. A disadvantage of using a transformer is the loss of low frequency response. Most small RF transformers have poor performance at frequencies below 1MHz.


Figure 3. Single-Ended to Differential Conversion Using a Transformer

Figure 4 demonstrates the use of a differential amplifier to convert a single ended input signal into a differential input signal. The advantage of this method is that it provides low frequency input response; however, the limited gain bandwidth of most op amps will limit the SFDR at high input frequencies.

## LTC2298/LTC2297/LTC2296

## APPLICATIONS INFORMATION



Figure 4. Differential Drive with an Amplifier
Figure 5 shows a single-ended input circuit. The impedance seen by the analog inputs should be matched. This circuit is not recommended if low distortion is required.


Figure 5. Single-Ended Drive
The $25 \Omega$ resistors and 12 pFcapacitor on the analog inputs serve two purposes: isolating the drive circuitry from the sample-and-hold charging glitches and limiting the wideband noise at the converter input.
For input frequencies above 70 MHz , the input circuits of Figure 6, 7 and 8 are recommended. The balun transformer gives better high frequency response than a flux coupled center tapped transformer. The coupling capacitors allow the analog inputs to be DC biased at 1.5 V . In Figure 8, the series inductors are impedance matching elements that maximize the ADC bandwidth.


Figure 6. Recommended Front End Circuit for Input Frequencies Between 70MHz and 170MHz


Figure 7. Recommended Front End Circuit for Input Frequencies Between 170MHz and 300MHz


Figure 8. Recommended Front End Circuit for Input Frequencies Above 300MHz

## APPLICATIONS INFORMATION

## Reference Operation

Figure 9 shows the LTC2298/LTC2297/LTC2296 reference circuitry consisting of a 1.5 V bandgap reference, a difference amplifier and switching and control circuit. The internal voltage reference can be configured for two pin selectable input ranges of $2 \mathrm{~V}( \pm 1 \mathrm{~V}$ differential) or 1 V ( $\pm 0.5 \mathrm{~V}$ differential). Tying the SENSE pin to $V_{D D}$ selects the 2 V range; tying the SENSE pin to $\mathrm{V}_{\mathrm{CM}}$ selects the 1 V range.
The 1.5 V bandgap reference serves two functions: its output provides a DC bias point for setting the common mode voltage of any external input circuitry; additionally, the reference is used with a difference amplifier to generate the differential reference levels needed by the internal ADC circuitry. An external bypass capacitor is required for the 1.5 V reference output, $\mathrm{V}_{\mathrm{CM}}$. This provides a high frequency low impedance path to ground for internal and external circuitry.


Figure 9. Equivalent Reference Circuit

The difference amplifier generates the high and low reference for the ADC. High speed switching circuits are connected to these outputs and they must be externally bypassed. Each output has two pins. The multiple output pins are needed to reduce package inductance. Bypass capacitors must be connected as shown in Figure 9. Each ADC channel has an independent reference with its own bypass capacitors. The two channels can be used with the same or different input ranges.
Other voltage ranges between the pin selectable ranges can be programmed with two external resistors as shown in Figure 10. An external reference can be used by applying its output directly or through a resistor divider to SENSE. It is not recommended to drive the SENSE pin with a logic device. The SENSE pin should be tied to the appropriate level as close to the converter as possible. If the SENSE pin is driven externally, it should be bypassed to ground as close to the device as possible with a $1 \mu$ F ceramic capacitor. For the best channel matching, connect an external reference to SENSEA and SENSEB.


Figure 10. 1.5V Range ADC

## Input Range

The input range can be set based on the application. The 2 V input range will provide the best signal-to-noise performance while maintaining excellent SFDR. The 1V input range will have better SFDR performance, but the SNR will degrade by 5.8 dB . See the Typical Performance Characteristics section.

## Driving the Clock Input

The CLK inputs can be driven directly with a CMOS or TTL level signal. A sinusoidal clock can also be used along with a low jitter squaring circuit before the CLK pin (Figure 11).

## LTC2298/LTC2297/LTC2296

## APPLICATIONS INFORMATION



Figure 11. Sinusoidal Single-Ended CLK Drive
The noise performance ofthe LTC2298/LTC2297/LTC2296 can depend on the clock signal quality as much as on the analog input. Any noise present on the clock signal will result in additional aperture jitter that will be RMS summed with the inherent ADC aperture jitter.

In applications where jitter is critical, such as when digitizing high input frequencies, use as large an amplitude as possible. Also, if the ADC is clocked with a sinusoidal signal, filter the CLK signal to reduce wideband noise and distortion products generated by the source.

It is recommended that CLKA and CLKB are shorted together and driven by the same clock source. If a small time delay is desired between when the two channels sample the analog inputs, CLKA and CLKB can be driven by two different signals. If this delay exceeds 1ns, the performance of the part may degrade. CLKA and CLKB should not be driven by asynchronous signals.

## Maximum and Minimum Conversion Rates

The maximum conversion rate for the LTC2298/LTC2297/ LTC2296 is 65Msps (LTC2298), 40Msps (LTC2297), and 25Msps (LTC2296). For the ADC to operate properly, the CLK signal should have a $50 \%$ ( $\pm 5 \%$ ) duty cycle. Each half cycle must have at least 7.3ns (LTC2298), 11.8ns (LTC2297), and 18.9ns (LTC2296) for the ADC internal circuitry to have enough settling time for proper operation.

An optional clock duty cycle stabilizer circuit can be used if the input clock has a non 50\% duty cycle. This circuit uses the rising edge of the CLK pin to sample the analog input. The falling edge of CLK is ignored and the internal falling edge is generated by a phase-locked loop. The input clock duty cycle can vary from $40 \%$ to $60 \%$ and the clock duty cycle stabilizer will maintain a constant 50\% internal duty cycle. If the clock is turned off for a long period of time, the duty cycle stabilizer circuit will require a hundred clock cycles for the PLL to lock onto the input clock. To use the clock duty cycle stabilizer, the MODE pin should be connected to $1 / 3 \mathrm{~V}_{\mathrm{DD}}$ or $2 / 3 \mathrm{~V}_{\mathrm{DD}}$ using external resistors. The MODE pin controls both Channel $A$ and Channel B -the duty cycle stabilizer is either on of off for both channels.

The lower limit of the LTC2298/LTC2297/LTC2296 sample rate is determined by droop of the sample-and-hold circuits. The pipelined architecture of this ADC relies on storing analog signals on small valued capacitors. Junction leakage will discharge the capacitors. The specified minimum operating frequency for the LTC2298/LTC2297/ LTC2296 is 1 Msps .

## DIGITAL OUTPUTS

## Digital Output Buffers

Figure 12 shows an equivalent circuit for a single output buffer. Each buffer is powered by $\mathrm{OV}_{D D}$ and OGND , isolated from the ADC power and ground. The additional N -channel transistor in the output driver allows operation down to low voltages. The internal resistor in series with the output makes the output appear as $50 \Omega$ to external circuitry and may eliminate the need for external damping resistors.

As with all high speed/high resolution converters, the digital output loading can affect the performance. The digital outputs of the LTC2298/LTC2297/LTC2296 should drive a minimal capacitive load to avoid possible interaction

## APPLICATIONS INFORMATION



Figure 12. Digital Output Buffer
between the digital outputs and sensitive input circuitry. The output should be buffered with a device such as an ALVCH16373 CMOS latch. For full speed operation the capacitive load should be kept under 10pF.
Lower $\mathrm{OV}_{\mathrm{DD}}$ voltages will also help reduce interference from the digital outputs.

## Data Format

Using the MODE pin, the LTC2298/LTC2297/LTC2296 parallel digital output can be selected for offset binary or 2's complement format. Note that MODE controls both Channel A and Channel B. Connecting MODE to GND or $1 / 3 V_{D D}$ selects straight binary output format. Connecting MODE to $2 / 3 V_{D D}$ or $V_{D D}$ selects 2's complement output format. An external resistor divider can be used to set the $1 / 3 \mathrm{~V}_{D D}$ or $2 / 3 \mathrm{~V}_{D D}$ logic values. Table 1 shows the logic states for the MODE pin.

Table 1. MODE Pin Function

| MODE Pin | Output Format | Clock Duty <br> Cycle Stabilizer |
| :--- | :---: | :---: |
| 0 | Straight Binary | Off |
| $1 / 3 V_{D D}$ | Straight Binary | On |
| $2 / 3 V_{D D}$ | 2's Complement | On |
| $V_{D D}$ | 2's Complement | Off |

## Overflow Bit

When OF outputs a logic high the converter is either overranged or underranged.

## Output Driver Power

Separate output power and ground pins allow the output drivers to be isolated from the analog circuitry. The power supply for the digital output buffers, $\mathrm{OV}_{\mathrm{DD}}$, should be tied to the same power supply as for the logic being driven. For example, if the converter is driving a DSP powered by a 1.8 V supply, then $\mathrm{OV}_{\mathrm{DD}}$ should be tied to that same 1.8 V supply.
$O V_{D D}$ can be powered with any voltage from 500 mV up to 3.6V. OGND can be powered with any voltage from GND up to 1 V and must be less than $\mathrm{OV}_{\mathrm{DD}}$. The logic outputs will swing between OGND and $O V_{D D}$.

## Output Enable

The outputs may be disabled with the outputenable pin, $\overline{\mathrm{OE}}$. OE high disables all data outputs including OF. The data access and bus relinquish times are too slow to allow the outputs to be enabled and disabled during full speed operation. The output Hi -Z state is intended for use during long periods of inactivity. Channels $A$ and $B$ have independent output enable pins ( $\overline{O E A}, \overline{O E B})$.

## APPLICATIONS InFORMATION

Sleep and Nap Modes

The converter may be placed in shutdown or nap modes to conserve power. Connecting SHDN to GND results in normal operation. Connecting SHDN to $V_{D D}$ and $\overline{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{DD}}$ results in sleep mode, which powers down all circuitry including the reference and typically dissipates 1 mW . When exiting sleep mode it will take milliseconds for the output data to become valid because the reference capacitors have to recharge and stabilize. Connecting SHDN to $V_{D D}$ and $\overline{\mathrm{OE}}$ to GND results in nap mode, which typically dissipates 30 mW . In nap mode, the on-chip reference circuit is kept on, so that recovery from nap mode is faster than that from sleep mode, typically taking 100 clock cycles. In both sleep and nap modes, all digital outputs are disabled and enter the $\mathrm{Hi}-\mathrm{Z}$ state.

Channels $A$ and $B$ have independent SHDN pins (SHDNA, SHDNB). Channel $A$ is controlled by SHDNA and OEA, and Channel B is controlled by SHDNB and OEB. The nap, sleep and output enable modes of the two channels are completely independent, so it is possible to have one channel operating while the other channel is in nap or sleep mode.

## Digital Output Multiplexer

The digital outputs of the LTC2298/LTC2297/LTC2296 can be multiplexed onto a single data bus. The MUX pin is a digital input that swaps the two data busses. If MUX is High, Channel Acomes out on DA0-DA13, OFA; Channel B comes out on DB0-DB13, OFB. If MUX is Low, the output busses are swapped and Channel Acomes out on DB0-DB13, 0FB; Channel B comes out on DA0-DA13, OFA. To multiplex both channels onto a single outputbus, connectMUX, CLKA and CLKB together (seethe Timing Diagram for the multiplexed mode). The multiplexed data is available on either data bus-the unused data bus can be disabled with its OE pin.

## Grounding and Bypassing

The LTC2298/LTC2297/LTC2296 requires a printed circuit board with a clean, unbroken ground plane. A multilayer board with an internal ground plane is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

High quality ceramic bypass capacitors should be used at the $\mathrm{V}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CM}}, R E F H$, and REFL pins. Bypass capacitors must be located as close to the pins as possible. Of particular importance is the $0.1 \mu \mathrm{~F}$ capacitor between REFH and REFL. This capacitor should be placed as close to the device as possible ( 1.5 mm or less). A size 0402 ceramic capacitor is recommended. The large $2.2 \mu \mathrm{~F}$ capacitor between REFH and REFL can be somewhat further away. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.
The LTC2298/LTC2297/LTC2296 differential inputs should run parallel and close to each other. The input traces should be as short as possible to minimize capacitance and to minimize noise pickup.

## Heat Transfer

Most of the heat generated by the LTC2298/LTC2297/ LTC2296 is transferred from the die through the bottomside exposed pad and package leads onto the printed circuit board. For good electrical and thermal performance, the exposed pad should be soldered to a large grounded pad on the PC board. It is critical that all ground pins are connected to a ground plane of sufficient area.

## APPLICATIONS INFORMATION



## APPLLCATIONS Information



Top Side


## APPLICATIONS INFORMATION



## APPLICATIONS INFORMATION

Bottom Side


PACKAGE DESCRIPTION

## UP Package

64-Lead Plastic QFN ( $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1705)

recommended solder pad pitch and dimensions


NOTE:

1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION WNJR-5
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20 mm ON ANY SIDE, IF PRESENT
4. EXPOSED PAD SHALL BE SOLDER PLATED
5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE
6. DRAWING NOT TO SCALE

## LTC2298/LTC2297/LTC2296

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1741 | 12-Bit, 65Msps ADC | 72dB SNR, 87dB SFDR, 48-Pin TSSOP Package |
| LTC1742 | 14-Bit, 65Msps ADC | 76.5dB SNR, 90dB SFDR, 48-Pin TSSOP Package |
| LTC1743 | 12-Bit, 50Msps ADC | 72.5dB SNR, 90dB SFDR, 48-Pin TSSOP Package |
| LTC1744 | 14-Bit, 50Msps ADC | 77dB SNR, 90dB SFDR, 48-Pin TSSOP Package |
| LTC1745 | 12-Bit, 25Msps ADC | 72.2dB SNR, 380mW SFDR, 48-Pin TSSOP Package |
| LTC1746 | 14-Bit, 25Msps ADC | 77.5dB SNR, 390mW SFDR, 48-Pin TSSOP Package |
| LTC1747 | 12-Bit, 80Msps ADC | 72dB SNR, 87dB SFDR, 48-Pin TSSOP Package |
| LTC1748 | 14-Bit, 80Msps ADC | 76.3dB SNR, 90dB SFDR, 48-Pin TSSOP Package |
| LTC1749 | 12-Bit, 80Msps Wideband ADC | Up to 500MHz IF Undersampling, 87dB SFDR |
| LTC1750 | 14-Bit, 80Msps Wideband ADC | Up to 500MHz IF Undersampling, 90dB SFDR |
| LTC2220 | 12-Bit, 170Msps ADC | $890 \mathrm{~mW}, 67.5 \mathrm{~dB}$ SNR, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ QFN Package |
| LTC2221 | 12-Bit, 135Msps ADC | 630mW, 67.5dB SNR, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ QFN Package |
| LTC2222 | 12-Bit, 105Msps ADC | $475 \mathrm{~mW}, 67.9 \mathrm{~dB}$ SNR, $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN Package |
| LTC2223 | 12-Bit, 80Msps ADC | $366 \mathrm{~mW}, 68 \mathrm{~dB}$ SNR, $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN Package |
| LTC2224 | 12-Bit, 135Msps ADC | $630 \mathrm{~mW}, 67.5 \mathrm{~dB} \mathrm{SNR}, 7 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN Package |
| LTC2225 | 12-Bit, 10Msps ADC | $60 \mathrm{~mW}, 71.4 \mathrm{~dB}$ SNR, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LTC2226 | 12-Bit, 25Msps ADC | $75 \mathrm{~mW}, 71.4 \mathrm{~dB}$ SNR, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LTC2227 | 12-Bit, 40Msps ADC | $120 \mathrm{~mW}, 71.4 \mathrm{~dB}$ SNR, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LTC2228 | 12-Bit, 65Msps ADC | 205mW, 71.3dB SNR, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LTC2230 | 10-Bit, 170Msps ADC | 890mW, 67.5dB SNR, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ QFN Package |
| LTC2231 | 10-Bit, 135Msps ADC | $630 \mathrm{~mW}, 67.5 \mathrm{~dB}$ SNR, $9 \mathrm{~mm} \times 9 \mathrm{~mm}$ QFN Package |
| LTC2232 | 10-Bit, 105Msps ADC | $475 \mathrm{~mW}, 61.3 \mathrm{~dB} \mathrm{SNR}, 7 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN Package |
| LTC2233 | 10-Bit, 80Msps ADC | $366 \mathrm{~mW}, 61.3 \mathrm{~dB} \mathrm{SNR}, 7 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN Package |
| LTC2245 | 14-Bit, 10Msps ADC | $60 \mathrm{~mW}, 74.4 \mathrm{~dB}$ SNR, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LTC2246 | 14-Bit, 25Msps ADC | $75 \mathrm{~mW}, 74.5 \mathrm{~dB}$ SNR, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LTC2247 | 14-Bit, 40Msps ADC | $120 \mathrm{~mW}, 74.4 \mathrm{~dB}$ SNR, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LTC2248 | 14-Bit, 65Msps ADC | 205mW, 74.3dB SNR, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LTC2249 | 14-Bit, 80Msps ADC | $222 \mathrm{~mW}, 73 \mathrm{~dB}$ SNR, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LT5512 | DC-3GHz High Signal Level Downconverting Mixer | DC to 3GHz, 21dBm IIP3, Integrated LO Buffer |
| LT5514 | Ultralow Distortion IF Amplifier/ADC Driver with Digitally Controlled Gain | 450MHz 1dB BW, 47dB OIP3, Digital Gain Control 10.5 dB to 33 ddB in $1.5 \mathrm{~dB} /$ Step |
| LT5515 | 1.5GHz to 2.5GHz Direct Conversion Quadrature Demodulator | 20dBm IIP3, Integrated LO Quadrature Generator |
| LT5516 | 0.8 GHz to 1.5 GHz Direct Conversion Quadrature Demodulator | 21.5 dBm IIP3, Integrated LO Quadrature Generator |
| $\underline{\text { LT5517 }}$ | 40MHz to 900MHz Direct Conversion Quadrature Demodulator | 21dBm IIP3, Integrated LO Quadrature Generator |
| LT5522 | 600MHz to 2.7GHz High Linearity Downconverting Mixer | 4.5 V to 5.25 V Supply, 25 dBm IIP3 at 900 MHz , $N F=12.5 \mathrm{~dB}, 50 \Omega$ Single-Ended RF and LO Ports |

