

GY 2.5MHz, Over-The-Top Low Power, Rail-to-Rail Input and Output Op Amp in SOT-23

## FEATURES

- Operates with Inputs Above V<sup>+</sup>
- Rail-to-Rail Input and Output
- Low Profile (1mm) ThinSOT<sup>TM</sup> Package
- Gain Bandwidth Product: 2.5MHz
- Slew Rate: 2.1V/µs
- Low Input Offset Voltage: 3.5mV Max
- High Voltage Gain: 1000V/mV
- Single Supply Input Range: 0V to 18V
- Specified on 3V, 5V and  $\pm 5V$  Supplies
- Reverse Battery Protection to 18V
- Low Power: 750µA Supply Current Max
- Output Shutdown on 6-Lead Version
- High Output Current: 15mA Min
- Operating Temperature Range: –40°C to 85°C

## **APPLICATIONS**

- Portable Instrumentation
- Battery-Powered Systems
- Sensor Conditioning
- Supply Current Sensing
- MUX Amplifiers
- 4mA to 20mA Transmitters

# DESCRIPTION


The LT<sup>®</sup>1784 is a 2.5MHz op amp available in the small SOT-23 package that operates on all single and split supplies with a total voltage of 2.5V to 18V. The amplifier draws less than  $750\mu$ A of quiescent current and has reverse battery protection, drawing negligible current for reverse supply voltages up to 18V.

The input range of the LT1784 includes ground, and a unique feature of this device is its Over-The-Top<sup>TM</sup> operation capabilitity with either or both of its inputs above the positive rail. The inputs handle 18V both differential and common mode, independent of supply voltage. The input stage incorporates phase reversal protection to prevent false outputs from occurring even when the inputs are 9V below the negative supply.


The LT1784 can drive loads up to 15mA and still maintain rail-to-rail capability. A shutdown feature on the 6-lead version can disable the part, making the output high impedance and reducing quiescent current to  $5\mu$ A. The LT1784 op amp is available in the 5- and 6-lead SOT-23 packages. For applications requiring lower power, refer to the LT1782 and LT1783 data sheets.

T, LTC and LT are registered trademarks of Linear Technology Corporation. Over-The-Top and ThinSOT are trademarks of Linear Technology Corporation.

# TYPICAL APPLICATION



#### Programmable Gain Amplifier Frequency Response






### ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V <sup>+</sup> to V <sup>-</sup> )	18V
Input Differential Voltage	18V
Input Pin Voltage to V <sup>-</sup> +	24V/-10V
Shutdown Pin Voltage Above V <sup>-</sup>	18V
Shutdown Pin Current	±10mA
Output Short-Circuit Duration (Note 2)	Indefinite

## PACKAGE/ORDER INFORMATION



Consult LTC marketing for parts specified with wider operating temperature ranges.

## **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications which apply over the specified temperature range, otherwise specifications are T<sub>A</sub> = 25°C. V<sub>S</sub> = 3V, 0V; V<sub>S</sub> = 5V, 0V, V<sub>CM</sub> = V<sub>OUT</sub> = half supply, for the 6-lead part V<sub>PIN5</sub> = 0V, pulse power tested unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	$ \begin{array}{c} T_A = 25^{\circ}C\\ 0^{\circ}C \leq T_A \leq 70^{\circ}C\\ -40^{\circ}C \leq T_A \leq 85^{\circ}C \end{array} \end{array} $	$0^{\circ}C \le T_{A} \le 70^{\circ}C \qquad \qquad \bullet$		1.5	3.5 4.2 4.5	mV mV mV
$\Delta V_{0S}/\Delta T$	Input Offset Voltage Drift (Note 7)	$-40^{\circ}C \le T_A \le 85^{\circ}C$			5	15	μV/°C
I <sub>OS</sub>	Input Offset Current	V <sub>CM</sub> = 18V (Note 3)	•		25	50 50	nA μA
I <sub>B</sub>	Input Bias Current	$V_{CM} = 18V$ (Note 3) SHDN or V <sub>S</sub> = 0V, V <sub>CM</sub> = 0V to 18V	•		250 225 0.1	500 400	nA μA nA
$\Delta I_{\rm B}/\Delta T$	Input Bias Current Drift	$-40^\circ C \le T_A \le 85^\circ C$	•		0.4		nA/°C
	Input Noise Voltage	0.1Hz to 10Hz			1.5		μV <sub>P-P</sub>
e <sub>n</sub>	Input Noise Voltage Density	f = 10kHz			25		nV/√Hz
i <sub>n</sub>	Input Noise Current Density	f = 10kHz			0.3		pA/√Hz
R <sub>IN</sub>	Input Resistance	Differential Common Mode, $V_{CM}$ = 0V to ( $V_{CC}$ – 1.2V) Common Mode, $V_{CM}$ = 0V to 18V		100 45	200 150 80		kΩ MΩ kΩ
CIN	Input Capacitance				5		pF
V <sub>CM</sub>	Input Voltage Range		•	0		18	V



2

#### **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications which apply over the specified temperature range, otherwise specifications are T<sub>A</sub> = 25°C. V<sub>S</sub> = 3V, 0V; V<sub>S</sub> = 5V, 0V, V<sub>CM</sub> = V<sub>OUT</sub> = half supply, for the 6-lead part V<sub>PIN5</sub> = 0V, pulse power tested unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
CMRR	Common Mode Rejection Ratio (Note 3)	$V_{CM} = 0V \text{ to } V_{CC} - 1.2V$ $V_{CM} = 0V \text{ to } 18V \text{ (Note 6)}$	•	84 60	95 70		dB dB
PSRR	Power Supply Rejection Ratio	$V_{S} = 3V$ to 12.5V, $V_{CM} = V_{0} = 1V$	•	90	100		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$ \begin{array}{l} V_S = 3V,  V_0 = 500 mV \ to \ 2.5V, \ R_L = 10k \\ V_S = 3V,  0^\circ C \leq T_A \leq 70^\circ C \\ V_S = 3V,  -40^\circ C \leq T_A \leq 85^\circ C \end{array} $	•	133 90 60	1000		V/mV V/mV V/mV
		$ \begin{array}{l} V_S = 5V,  V_0 = 500 mV \ to \ 4.5V,  R_L = 10k \\ V_S = 5V,  0^\circ C \leq T_A \leq 70^\circ C \\ V_S = 5V,  -40^\circ C \leq T_A \leq 85^\circ C \end{array} $	•	266 180 120	1000		V/mV V/mV V/mV
V <sub>OL</sub>	Output Voltage Swing LOW	No Load $I_{SINK} = 5mA$ $V_S = 5V$ , $I_{SINK} = 10mA$	•		4 200 350	10 400 600	mV mV mV
V <sub>OH</sub>	Output Voltage Swing HIGH	$V_S = 3V$ , No Load $V_S = 3V$ , I <sub>SOURCE</sub> = 3mA	•	2.885 2.600	2.93 2.8		V V
		$V_{S} = 5V$ , No Load $V_{S} = 5V$ , I <sub>SOURCE</sub> = 10mA	•	4.885 4.400	4.93 4.7		V V
I <sub>SC</sub>	Short-Circuit Current (Note 2)	$V_{S} = 3V$ , Short to GND $V_{S} = 3V$ , Short to $V_{CC}$		4 15	7.5 30		mA mA
		$V_{S} = 5V$ , Short to GND $V_{S} = 5V$ , Short to $V_{CC}$		12.5 20.0	22 40		mA mA
	Minimum Supply Voltage		•		2.5	2.7	V
	Reverse Supply Voltage	I <sub>S</sub> = -100μA	•	18			V
ls	Supply Current (Note 4)		•		500	750 900	μΑ μΑ
	Supply Current, Shutdown	V <sub>PIN5</sub> = 2V, No Load (Note 8)	•		7	18	μΑ
I <sub>SHDN</sub>	SHDN Pin Current	$ \begin{array}{l} V_{PIN5} = 0.3V \ (On), \ No \ Ioad \ (Note \ 8) \\ V_{PIN5} = 2V \ (Shutdown), \ No \ Load \ (Note \ 8) \\ V_{PIN5} = 5V \ (Shutdown), \ No \ Load \ (Note \ 8) \end{array} $	•		0.5 2.0 5.0	8	nA μA μA
	Output Leakage Current, Shutdown	V <sub>PIN5</sub> = 2V, No Load (Note 8)	•		0.05	1	μA
	Maximum SHDN Pin Current	V <sub>PIN5</sub> = 18V, No Load (Note 8)	•		10	30	μA
V <sub>IL</sub>	SHDN Pin Input Low Voltage	(Note 8)	•			0.3	V
V <sub>IH</sub>	SHDN Pin Input High Voltage	(Note 8)	•	2			V
t <sub>ON</sub>	Turn-On Time	$V_{PIN5} = 5V$ to 0V, $R_L = 10k$ (Note 8)			18		μs
t <sub>OFF</sub>	Turn-Off Time	$V_{PIN5} = 0V$ to 5V, $R_L = 10k$ (Note 8)			2.2		μs
GBW	Gain Bandwidth Product (Note 4)		•	1.5 1.2 1.1	2.5		MHz MHz MHz
SR	Slew Rate (Note 5)	$ \begin{array}{l} A_V = -1, \ R_L = \infty \\ 0^\circ C \leq T_A \leq 70^\circ C \\ -40^\circ C \leq T_A \leq 85^\circ C \end{array} \end{array} $	•	1.2 1.1 1.0	2.1		V/μs V/μs V/μs
FPBW	Full-Power Bandwidth (Note 9)	$V_{OUT} = 2V_{P-P}$			350		kHz
ts	Settling Time	$V_S$ = 5V, $\Delta V_{OUT}$ = 2V to 0.1%, $A_V$ = $-1$			3.7		μs
THD	Distortion	$V_{S} = 3V, V_{0} = 1.8V_{P-P}, A_{V} = 1, R_{L} = 10k, f = 1kHz$			0.001		%



## **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications which apply over the specified temperature range, otherwise specifications are  $T_A = 25^{\circ}C$ .  $V_S = \pm 5V$ ,  $V_{CM} = 0V$ ,  $V_{OUT} = 0V$ , for the 6-lead part  $V_{PIN5} = V^-$ , pulse power tested unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	$ \begin{array}{l} T_A = 25^\circ C \\ 0^\circ C \leq T_A \leq 70^\circ C \\ -40^\circ C \leq T_A \leq 85^\circ C \end{array} \end{array} $	•		1.6	3.75 4.50 4.80	mV mV mV
$\Delta V_{0S} / \Delta T$	Input Offset Voltage Drift (Note 7)	$-40^{\circ}C \le T_A \le 85^{\circ}C$			5	15	μV/°C
l <sub>os</sub>	Input Offset Current				25	50	nA
IB	Input Bias Current				250	500	nA
$\Delta I_{B} / \Delta T$	Input Bias Current Drift	$0^{\circ}C \le T_A \le 70^{\circ}C$			0.4		nA/°C
	Input Noise Voltage	0.1Hz to 10Hz			1.5		μV <sub>P-P</sub>
e <sub>n</sub>	Input Noise Voltage Density	f = 1kHz			25		nV/√Hz
i <sub>n</sub>	Input Noise Current Density	f = 1kHz			0.3		pA/√Hz
R <sub>IN</sub>	Input Resistance	Differential Common Mode, V <sub>CM</sub> = -5V to 13V	•	100 45	200 80		kΩ kΩ
CIN	Input Capacitance				5		pF
V <sub>CM</sub>	Input Voltage Range			-5		13	V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = -5V to 13V		60	70		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$ \begin{array}{l} V_0 = \pm 4V, \ R_L = 10k \\ 0^\circ C \leq T_A \leq 70^\circ C \end{array} $	•	50 35	100		V/mV V/mV
V <sub>OL</sub>	Output Voltage Swing LOW	No Load I <sub>SINK</sub> = 5mA I <sub>SINK</sub> = 10mA	•		-4.996 -4.800 -4.650	-4.99 -4.60 -4.40	V V V
V <sub>OH</sub>	Output Voltage Swing HIGH	No Load I <sub>SOURCE</sub> = 5mA I <sub>SOURCE</sub> = 10mA	•	4.885 4.550 4.400	4.92 4.75 4.65		V V V
I <sub>SC</sub>	Short-Circuit Current (Note 2)	Short to GND $0^{\circ}C \le T_A \le 70^{\circ}C$	•	15 10	27		mA mA
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±1.5V to ±9V		90	100		dB
I <sub>S</sub>	Supply Current		•		540	800 975	μΑ μΑ
	Supply Current, Shutdown	$V_{PIN5} = -3V$ , $V_S = \pm 5V$ , No Load (Note 8)			8	20	μA
I <sub>SHDN</sub>	SHDN Pin Current	$V_{PIN5} = -4.7V$ (On), $V_S = \pm 5V$ , No load (Note 8) $V_{PIN5} = -3V$ (Shutdown), $V_S = \pm 5V$ , No Load (Note 8)	•		0.5 2.0	8	nA μA
	Maximum SHDN Pin Current	$V_{PIN5} = 9V, V_{S} = \pm 9V$ (Note 8)			10	30	μA
-	Output Leakage Current, Shutdown	$V_{PIN5} = -7V, V_S = \pm 9V, No Load (Note 8)$			0.05	1	μA
V <sub>IL</sub>	SHDN Pin Input Low Voltage	V <sub>S</sub> = ±5V (Note 8)				-4.7	V
V <sub>IH</sub>	SHDN Pin Input High Voltage	$V_{\rm S} = \pm 5 V \text{ (Note 8)}$		-3			V
t <sub>ON</sub>	Turn-On Time	V <sub>PIN5</sub> = 0V to -5V, R <sub>L</sub> = 10k (Note 8)			18		μs
t <sub>OFF</sub>	Turn-Off Time	V <sub>PIN5</sub> = -5V to 0V, R <sub>L</sub> = 10k (Note 8)			2.2		μs
GBW	Gain Bandwidth Product		•	1.55 1.30 1.20	2.6		MHz MHz MHz





4

#### **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications which apply over the specified temperature range, otherwise specifications are T<sub>A</sub> = 25°C. V<sub>S</sub> = ±5V, V<sub>CM</sub> = 0V, V<sub>OUT</sub> = 0V, for the 6-lead part V<sub>PIN5</sub> = V<sup>-</sup>, pulse power tested unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
SR	Slew Rate	$ \begin{array}{l} A_V=-1,\ R_L=\infty,\ V_0=\pm 4V,\ Measured\ at\ V_0=\pm 2V\\ 0^\circ C\leq T_A\leq 70^\circ C\\ -40^\circ C\leq T_A\leq 85^\circ C \end{array} $	•	1.3 1.2 1.1	2.2		V/μs V/μs V/μs
FPBW	Full-Power Bandwidth (Note 9)	V <sub>OUT</sub> = 8V <sub>P-P</sub>			94		kHz
t <sub>S</sub>	Settling Time	$V_S = 5V, \Delta V_{OUT} = 4V$ to 0.1%, $A_V = 1$			3.4		μs

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** A heat sink may be required to keep the junction temperature below absolute maximum.

Note 3: V<sub>S</sub> = 5V limits are guaranteed by correlation to V<sub>S</sub> = 3V and V<sub>S</sub> =  $\pm$ 5V or V<sub>S</sub> =  $\pm$ 9V tests.

Note 4:  $V_S = 3V$  limits are guaranteed by correlation to  $V_S = 5V$  and  $V_S = \pm 5V$  or  $V_S = \pm 9V$  tests.

Note 5: Guaranteed by correlation to slew rate at V\_S =  $\pm 5$ V, and GBW at V\_S = 5V and V\_S =  $\pm 5$ V tests.

**Note 6:** This specification implies a typical input offset voltage of 5.7mV at  $V_{CM} = 18V$  and a maximum input offset voltage of 18mV at  $V_{CM} = 18V$ .

Note 7: This parameter is not 100% tested.


Note 8: Specifications apply to 6-lead SOT-23 with shutdown.


Note 9: Full-power bandwidth is calculated from the slew rate. FPBW = SR/2 $\pi$ V<sub>P</sub>.

**Note 10:** The LT1784C is guaranteed functional over the operating temperature range  $-40^{\circ}$ C to  $85^{\circ}$ C.


**Note 11:** The LT1784C is guaranteed to meet specified performance from 0°C to 70°C. The LT1784C is designed, characterized and expected to meet specified performance from  $-40^{\circ}$ C to 85°C but is not tested or QA sampled at these temperatures. LT1784I is guaranteed to meet specified performance from  $-40^{\circ}$ C to 85°C.

## **TYPICAL PERFORMANCE CHARACTERISTICS**






#### Output Voltage vs Large Input Voltage





#### **TYPICAL PERFORMANCE CHARACTERISTICS**






#### TYPICAL PERFORMANCE CHARACTERISTICS







**PSRR vs Frequency** 





Gain Bandwidth and Phase Margin vs Load Resistance







**CMRR vs Frequency** 












Settling Time to 0.1% vs Output Step







### TYPICAL PERFORMANCE CHARACTERISTICS









Total Harmonic Distortion + Noise vs Load Resistance





Total Harmonic Distortion + Noise vs Output Voltage Amplitude



5µs/DIV


 $V_S = \pm 5V$ 

 $C_L = 15 pF$ 


A<sub>V</sub> = 1

Open-Loop Gain

INPUT OFFSET VOLTAGE CHANGE (50µV/DIV)



Small Signal Response





Large Signal Response  $T_A = 125^{\circ}C$   $T_A = 25^{\circ}C$   $T_A = -55^{\circ}C$ 2V/DIV



### APPLICATIONS INFORMATION

#### **Supply Voltage**

The positive supply pin of the LT1784 should be bypassed with a small capacitor (typically  $0.1\mu$ F) within an inch of the pin. When driving heavy loads, and additional  $4.7\mu$ F electrolytic capacitor should be used. When using split supplies the same is true for the negative supply pin.

The LT1784 is protected against reverse battery voltages up to 18V. In the event a reverse battery condition occurs the supply current is less than 1nA.

#### Inputs

The LT1784 has two input stages, NPN and PNP (see the Simplified Schematic), resulting in three distinct operating regions as shown in the "Input Bias Current vs Common Mode" Typical Performance Characteristic Curve.

For input voltages about 1V or more below V<sup>+</sup>, the PNP input stage is active and the input bias current is typically -250nA. When the input common mode voltage is within 0.6V of the positive rail, the NPN stage is operating and the input bias current is typically 500nA. Increases in temperature will cause the voltage at which operation switches from the PNP input stage to the NPN input stage to move towards V<sup>+</sup>. The input offset voltage of the NPN stage is untrimmed and is typically 3mV.

A Schottky diode in the collector of the input transistors, along with special geometries for these NPN transistors, allow the LT1784 to operate with either or both of its inputs above V<sup>+</sup>. At about 0.3V above V<sup>+</sup>, the NPN input transistors is fully saturated and the input bias current is typically  $200\mu$ A at room temperature. The input offset voltage is typically 3mV when operating above V<sup>+</sup>. The LT1784 will operate with inputs 18V above V<sup>-</sup> regardless of V<sup>+</sup>.

The inputs are protected against excursions as much as  $10V \text{ below V}^-$  by an internal 1k resistor in series with each input and a diode from the input to the negative supply. The input stage of the LT1784 incorporates phase reversal protection to prevent the output from phase reversing for inputs up to 9V below V<sup>-</sup>. There are no clamping diodes between the inputs and the maximum differential input voltage is 18V.

#### Output

The output of the LT1784 can swing to within 80mV of the positive rail and within 4mV of the negative rail with no load. When monitoring input voltages within 80mV of the positive rail or within 4mV of the negative rail, gain should be taken to keep the output from clipping. The LT1784 can typically sink and source over 25mA at  $\pm$ 5V supplies, sourcing current is reduced to 7.5mA at 3V total supplies as noted in the electrical characteristics.

The LT1784 is internally compensated to drive at least 400pF of capacitance under any output loading conditions. A  $0.22\mu$ F capacitor in series with a  $150\Omega$  resistor between the output and ground will compensate these amplifiers for larger capacitive loads, up to 10,000pF at all output currents.

#### Distortion

There are two main contributors to distortion in op amps: output crossover distortion as the output transitions from sourcing to sinking current, and distortion caused by nonlinear common mode rejection. If the op amp is operating inverting, there is no common mode induced distortion. If the op amp is operating in the PNP input stage (input not within 1V of V<sup>+</sup>), the CMRR is very good, typically 95dB. When the LT1784 switches between input stages, there is significant nonlinearity in the CMRR. Lower load resistance increases the output crossover distortion but has no effect on the input stage transition distortion. For lowest distortion, the LT1784 should be operated single supply, with the output always sourcing current and with the input voltage swing between ground and  $(V^+ - 1V)$ . See Typical Performance Characteristics Curve, "Total Harmonic Distortion + Noise vs Output Voltage Amplitude."

#### Gain

The open-loop gain is almost independent of load when the output is sourcing current. This optimizes performance in single supply applications where the load is returned to ground. The Typical Performance Characteric Curve "Open-Loop Gain" for various loads shows the details.




### **APPLICATIONS INFORMATION**


#### Shutdown

The 6-lead part includes a shutdown feature that disables the part, reducing quiescent current and making the output high impedance. The part can be shut down by bringing the SHDN pin 1.2V or more above V<sup>-</sup>. When shut down, the supply current is less than  $1\mu A$  (V<sup>-</sup> $\leq$ V<sub>OUT</sub> $\leq$ V<sup>+</sup>). In normal operation, the SHDN pin can be tied to V<sup>-</sup> or left floating. See Typical Performance Characteristics Curve, "Supply Current vs SHDN pin Voltage."

#### TYPICAL APPLICATIONS




#### SIMPLIFIED SCHEMATIC






#### PACKAGE DESCRIPTION



S6 Package 6-Lead Plastic SOT-23

(Reference LTC DWG # 05-08-1634) (Reference LTC DWG # 05-08-1636)




**LINEAD** TECHNOLOGY

Downloaded from Elcodis.com electronic components distributor


Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

#### **TYPICAL APPLICATIONS**


**Protected Fault Conditions** 




**REVERSE BATTERY** 



#### **Simple Peak Detector**







**INPUT DIFFERENTIAL VOLTAGE** 


5V

**Single Supply Full Wave Rectifier** 





**Simple Polarity Selector** 



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS		
LT1782	Micropower Over-The-Top Rail-to-Rail In/Out Op Amp in SOT-23	55µA Max Supply Current, 800µV Max Offset Voltage		
LT1783	1.25MHz Over-The-Top Rail-to-Rail In/Out Op Amp in SOT-23	300µA Max Supply Current, 800µV Max Offset Voltage		
LT1797	10MHz Rail-to-Rail In/Out Op Amp in SOT-23	Unity-Gain Stable, 2.25µV/µs Slew Rate		
LT1637	1.1MHz Over-The-Top Rail-to-Rail In/Out Op Amp	Micropower, 0.4V/µs Slew Rate		
LT1638/LT1639	Dual/Quad 1.2MHz Over-The-Top Rail-to-Rail In/Out Op Amp	Micropower 230µA Max, 0.4V/µs Slew Rate		
LT1880	SOT-23 Pico Amp Input, Precision, Rail-to-Rail Output Op Amp	150μV Offset, 900pA Bias Current		

