LT1225

## Very High Speed <br> Operational Amplifier

## feATURES

- Gain of 5 Stable
- 150MHz Gain Bandwidth
- 400V/ $\mu \mathrm{s}$ Slew Rate
- $20 \mathrm{~V} / \mathrm{mV}$ DC Gain, $\mathrm{R}_{\mathrm{L}}=500 \Omega$
- 1 mV Maximum Input Offset Voltage
- $\pm 12 \mathrm{~V}$ Minimum Output Swing into $500 \Omega$
- Wide Supply Range: $\pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- 7mA Supply Current
- 90ns Settling Time to 0.1\%, 10V Step
- Drives All Capacitive Loads


## applications

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems


## DESCRIPTION

The LT1225 is a very high speed operational amplifier with excellent DC performance. The LT1225 features reduced input offset voltage and higher DC gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage with outstanding settling characteristics. The fast settling time makes the circuit an ideal choice for data acquisition systems. The output is capable of driving a $500 \Omega$ load to $\pm 12 \mathrm{~V}$ with $\pm 15 \mathrm{~V}$ supplies and a $150 \Omega$ load to $\pm 3 \mathrm{~V}$ on $\pm 5 \mathrm{~V}$ supplies. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications.

The LT1225 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing.

## TYPICAL APPLICATION

$20 \mathrm{MHz}, \mathrm{A}_{\mathrm{V}}=50$ Instrumentation Amplifier


Gain of 5 Pulse Response


## absolute maximum ratings

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) 36V
Differential Input Voltage $\pm 6 \mathrm{~V}$
Input Voltage $\pm V_{S}$
Output Short Circuit Duration (Note 1) ............ Indefinite
Operating Temperature Range LT1225C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum Junction Temperature
Plastic Package $150^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART |
| :---: | :---: |
| NULL 1 - 8 NULL | NUMBER |
| -IN 2 | LT1225CN8 |
|  | LT1225CS8 |
| $\begin{array}{cc}\text { N8 PACKAGE } & \text { S8 PACKAGE } \\ \text { 8-LEAD PLASTIC DIP } & \text { 8-LEAD PLASTIC SOIC }\end{array}$ | S8 PART MARKING |
| 8-LEAD PLASTIC DIP 8-LEAD PLASTIC SOIC LT1225 P001 | 1225 |
| $\begin{aligned} & \mathrm{T}_{J \text { max }}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=130^{\circ} \mathrm{C} / \mathrm{W} \text { (N8) } \\ & \mathrm{T}_{\text {JMAX }}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=220^{\circ} \mathrm{C} / \mathrm{W} \text { (S8) } \end{aligned}$ |  |

## ELECTRAFL CHARFCTERSTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=\mathrm{OV}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Note 2) |  | 0.5 | 1.0 | mV |
| IOS | Input Offset Current |  |  | 100 | 400 | nA |
| IB | Input Bias Current |  |  | 4 | 8 | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | $f=10 \mathrm{kHz}$ |  | 7.5 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{n}$ | Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 1.5 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ <br> Differential | 24 | $\begin{aligned} & 40 \\ & 70 \end{aligned}$ |  | $\begin{gathered} \mathrm{M} \Omega \\ \mathrm{k} \Omega \end{gathered}$ |
| $\mathrm{Cl}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
|  | Input Voltage Range + |  | 12 | 14 |  | V |
|  | Input Voltage Range - |  |  | -13 | -12 | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 94 | 115 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 86 | 95 |  | dB |
| AvoL | Large Signal Voltage Gain | $V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.5 | 20 |  | $\mathrm{V} / \mathrm{mV}$ |
| Vout | Output Swing | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | $\pm 12.0$ | $\pm 13.3$ |  | V |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 12 \mathrm{~V}$ | 24 | 40 |  | mA |
| SR | Slew Rate | (Note 3) | 250 | 400 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 10V Peak, (Note 4) |  | 6.4 |  | MHz |
| GBW | Gain Bandwidth | $\mathrm{f}=1 \mathrm{MHz}$ |  | 150 |  | MHz |
| $\mathrm{tr}_{\underline{\text { r }}} \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $\mathrm{A}_{\mathrm{VCL}}=5,10 \%$ to $90 \%, 0.1 \mathrm{~V}$ |  | 7 |  | ns |
|  | Overshoot | $A_{V C L}=5,0.1 \mathrm{~V}$ |  | 20 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 7 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 10 V Step, $0.1 \%, A_{V}=-5$ |  | 90 |  | ns |
|  | Differential Gain | $f=3.58 \mathrm{MHz}, A_{V}=5, R_{L}=150 \Omega$ |  | 1.0 |  | \% |
|  | Differential Phase | $f=3.58 \mathrm{MHz}, A_{V}=5, R_{L}=150 \Omega$ |  | 1.7 |  | Deg |
| $\mathrm{R}_{0}$ | Output Resistance | $A_{V C L}=5, f=1 \mathrm{MHz}$ |  | 4.5 |  | $\Omega$ |
| Is | Supply Current |  |  | 7 | 9 | mA |

## ELECTRICAL CHARACTERISTICS $\mathrm{v}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBEL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Note 2) |  | 1.0 | 2.0 | mV |
| $\mathrm{I}_{0 S}$ | Input Offset Current |  |  | 100 | 400 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 4 | 8 | $\mu \mathrm{A}$ |
|  | Input Voltage Range + |  | 2.5 | 4 |  | V |
|  | Input Voltage Range - |  |  | -3 | -2.5 | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$ | 94 | 115 |  | dB |
| AVOL | Large-Signal Voltage Gain | $\begin{aligned} & \mathrm{V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \hline \end{aligned}$ | 10 | $\begin{aligned} & 15 \\ & 13 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| $V_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & R_{L}=500 \Omega \\ & R_{L}=150 \Omega \end{aligned}$ | $\begin{aligned} & \pm 3.0 \\ & \pm 3.0 \end{aligned}$ | $\begin{aligned} & \pm 3.7 \\ & \pm 3.3 \end{aligned}$ |  | V |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 3 \mathrm{~V}$ | 20 | 40 |  | mA |
| SR | Slew Rate | (Note 3) |  | 250 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 3V Peak, (Note 4) |  | 13.3 |  | MHz |
| GBW | Gain Bandwidth | $f=1 \mathrm{MHz}$ |  | 100 |  | MHz |
| $\mathrm{tr}_{\underline{\text { r }}} \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $A_{\text {VCL }}=5,10 \%$ to $90 \%, 0.1 \mathrm{~V}$ |  | 9 |  | ns |
|  | Overshoot | $A_{\text {VCL }}=5,0.1 \mathrm{~V}$ |  | 10 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 9 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | -2.5 V to $2.5 \mathrm{~V}, 0.1 \%, \mathrm{~A}_{V}=-4$ |  | 70 |  | ns |
| $\mathrm{I}_{S}$ | Supply Current |  |  | 7 | 9 | mA |

## ELECTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \text { (Note 2) } \\ & V_{S}= \pm 5 \mathrm{~V}, \text { (Note 2) } \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 2.5 \end{aligned}$ | mV mV |
|  | Input $\mathrm{V}_{\text {OS }}$ Drift |  |  | 10 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current | $V_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 100 | 600 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $V_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 4 | 9 | $\mu \mathrm{A}$ |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$ | 93 | 115 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 85 | 95 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | $\begin{gathered} \hline 10 \\ 8 \end{gathered}$ | $\begin{gathered} 12.5 \\ 10 \end{gathered}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Output Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \text { or } 150 \Omega \end{aligned}$ | $\begin{array}{r}  \pm 12.0 \\ \pm 3.0 \end{array}$ | $\begin{array}{r}  \pm 13.3 \\ \pm 3.3 \end{array}$ |  | V |
| IOUT | Output Current | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 12 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 24 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ |  | mA mA |
| SR | Slew Rate | $V_{S}= \pm 15 \mathrm{~V}$, (Note 3) | 250 | 400 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| IS | Supply Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 7 | 10.5 | mA |

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 2: Input offset voltage is tested with automated test equipment in <1 second.

Note 3: Slew rate is measured between $\pm 10 \mathrm{~V}$ on an output swing of $\pm 12 \mathrm{~V}$ on $\pm 15 \mathrm{~V}$ supplies, and $\pm 2 \mathrm{~V}$ on an output swing of $\pm 3.5 \mathrm{~V}$ on $\pm 5 \mathrm{~V}$ supplies.
Note 4: Full power bandwidth is calculated from the slew rate measurement: $F P B W=S R / 2 \pi V p$.

## TYPICAL PERFORMANCE CHARACTERISTICS



## Output Voltage Swing vs Resistive Load



LOAD RESISTANCE ( $\Omega$ )
LT1225 TPC04


Input Bias Current vs Input Common-Mode Voltage


INPUT COMMON-MODE VOLTAGE (V)
LT1225 TPC05

Input Bias Current vs Temperature


Output Voltage Swing vs Supply Voltage


Open-Loop Gain vs Resistive Load


LOAD RESISTANCE ( $\Omega$ )
LT1225 TPC06

Output Short-Circuit Current vs Temperature



LT1225 TPC07

## TYPICAL PGRFORMANCE CHARACTERISTICS



Voltage Gain and Phase vs
Frequency

Power Supply Rejection Ratio vs Frequency


LT1225 TPC11

Frequency Response vs Capacitive Load

Output Swing vs Settling Time


LTC1225 TPC14


LT1225 TPC15

Gain Bandwidth vs Temperature



Common-Mode Rejection Ratio vs Frequency


LTXXXX •TPCXX


LT1225 TPC13

Closed-Loop Output Impedance vs Frequency


LT1225 TPC16

## APPLICATIONS IIFORMATION

The LT1225 may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the amplifier configuration is a noise gain of 5 or greater, and the nulling circuitry is removed. The suggested nulling circuit for the LT1225 is shown below.


## Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ), and use of low ESR bypass capacitors for high drive current applications (typically $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although Iow profile sockets can provide reasonable performance up to 50 MHz . For more details see Design Note 50. Feedback resistor values greater than $5 k$ are not recommended because a pole is formed with the input capacitance which can cause peaking. If feedback resistors greater than 5 k are used, a parallel capacitor of 5 pF to 10 pF should be used to cancel the input pole and optimize dynamic performance.

## Transient Response

The LT1225 gain-bandwidth is 150MHz when measured at 1 MHz . The actual frequency response in gain of 5 is considerably higher than 30MHz due to peaking caused by a second pole beyond the gain of 5 crossover point. This is reflected in the small-signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of 5 response.

Small Signal, $A_{V}=5$


Small Signal, $A_{V}=-5$


LT1225 4102

The large-signal response in both inverting and noninverting gain shows symmetrical slewing characteristics. Normally the noninverting response has a much faster rising edge than falling edge due to the rapid change in input common-mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1225 so that the noninverting slew rate response is balanced.


Large Signal, $A_{V}=-5$


LT1225 A103

## Input Considerations

Resistors in series with the inputs are recommended for the LT1225 in applications where the differential input voltage exceeds $\pm 6 \mathrm{~V}$ continuously or on a transient basis. An example would be in noninverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

## Capacitive Loading

The LT1225 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency

## APPLICATIONS InFORMATION

domain and in the transient response. The photo of the small-signal response with 1000 pF Ioad shows $50 \%$ peaking. The large-signal response with a $10,000 \mathrm{pF}$ load shows the output slew rate being limited by the short-circuit current.


The LT1225 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.

## Compensation

The LT1225 has a typical gain-bandwidth product of 150 MHz which allows it to have wide bandwidth in high gain configurations (i.e., in a gain of 10 it will have a bandwidth of about 15 MHz ). The amplifier is stable in a noise gain of 5 so the ratio of the output signal to the inverting input must be $1 / 5$ or less. Straightforward gain configurations of 5 or -4 are stable, but there are a few configurations that allow the amplifier to be stable for lower signal gains (the noise gain, however, remains 5 or more). One example is the summing amplifier shown in the typical applications section below. Each input signal has a gain of $-R_{F} / R_{\text {IN }}$ to the output, but it is easily seen that this configuration is equivalent to a gain of -4 as far as the amplifier is concerned. Lag compensation can also be used to give a low frequency gain less than 5 with a high frequency gain of 5 or greater. The example below has a DC gain of one, but an AC gain of 5 . The break frequency of the RC combination across the amplifier inputs should be approximately a factor of 10 less than the gain bandwidth of the amplifier divided by the high frequency gain (in this case $1 / 10$ of $150 \mathrm{MHz} / 5$ or 3 MHz ).

## TYPICAL APPLICATIONS

Lag Compensation


Wein Bridge Oscillator


## Cable Driving



Summing Amplifier


## SImPLIFIGD SCHEMATIC



PACKAGE DESCRIPTIOी Dimensions in inches (millimeters) unless otherwise noted.


S8 Package
8-Lead Plastic SOIC


