



## 12/10/8-Bit Low Power Voltage Output Quad DACs With Parallel Interface

### FEATURES

- 12/10/8-Bit Quad DACs
- Ultra-Low Power Consumption
- Guaranteed Monotonic
- Wide Voltage Swing Output Buffer
- Parallel Interface with Double Buffered Inputs
- Shutdown Capability

### APPLICATION


- Battery-Powered Applications
- Industrial Process Control
- Digital Gain and Offset Adjustment

The ICM7620, ICM7610 and ICM7600 are 12-Bit, 10-Bit and 8-Bit Voltage Output, Low Power, Quad DACs respectively, with guaranteed monotonic behavior. These DACs are available in 20 and 24 Lead TSSOP packages. The input interface for the devices is 12 (ICM7620), 10 (ICM7610) and 8 (ICM7600) bit parallel interface. They operate from a single supply which can range from 2.7V to 5.5V.

These DACs also offer a shutdown feature. When active, this will shutdown all DACs and would disconnect the REF input from the DACs internally. The supply current is reduced to below 10  $\mu$ A in shutdown mode.




### OVERVIEW

### BLOCK DIAGRAM



# ICM7620/7610/7600

PACKAGES (20 LEAD – ICM7600, 24 LEAD TSSOP – ICM7610, ICM7620)



**PIN DESCRIPTION (ICM7600)**

Pin	Name	I/O	Description
1	VOB	O	DAC B Output Voltage
2	VOA	O	DAC A Output Voltage
3	VDD	I	Supply Voltage
4	REF	I	Reference Voltage Input to All DAC
5	SHDN	I	Shutdown (Active high)
6	WR	I	Write Input (active low). Used to load input into input latch.
7-14	D7-D0	I	Data Inputs
15	LDAC	I	Load DAC Input (active low).
16	A1	I	DAC Address Select Bit (MSB)
17	A0	I	DAC Address Select Bit (LSB)
18	GND	I	Ground
19	VOD	O	DAC D Output Voltage
20	VOC	O	DAC C Output Voltage

**PIN DESCRIPTION (ICM7610)**

Pin	Name	I/O	Description
1	VOB	O	DAC B Output Voltage
2	VOA	O	DAC A Output Voltage
3	VDD	I	Supply Voltage
4	REF	I	Reference Voltage Input to All DAC
5	SHDN	I	Shutdown (Active high)
6	WR	I	Write Input (active low). Used to load input into input latch.
17-18	NC		No connection
7-16	D11-D0	I	Data Inputs
19	LDAC	I	Load DAC Input (active low).
20	A1	I	DAC Address Select Bit (MSB)
21	A0	I	DAC Address Select Bit (LSB)
22	GND	I	Ground
23	VOD	O	DAC D Output Voltage
24	VOC	O	DAC C Output Voltage

# ICM7620/7610/7600

## PIN DESCRIPTION (ICM7620)

Pin	Name	I/O	Description
1	VOB	O	DAC B Output Voltage
2	VOA	O	DAC A Output Voltage
3	VDD	I	Supply Voltage
4	REF	I	Reference Voltage Input to All DAC
5	SHDN	I	Shutdown (Active high)
6	WR	I	Write Input (active low). Used to load input into input latch.
7-18	D11-D0	I	Data Inputs
19	LDAC	I	Load DAC Input (active low).
20	A1	I	DAC Address Select Bit (MSB)
21	A0	I	DAC Address Select Bit (LSB)
22	GND	I	Ground
23	VOD	O	DAC D Output Voltage
24	VOC	O	DAC C Output Voltage

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage	-0.3 to 7.0	V
I <sub>IN</sub>	Input Current	+/- 25.0	mA
V <sub>IN_</sub>	Digital Input Voltage (D0~D11, A1, A0 , $\overline{\text{WR}}$ , $\overline{\text{LDAC}}$ )	-0.3 to 7.0	V
V <sub>IN_REF</sub>	Reference Input Voltage	-0.3 to 7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>SOL</sub>	Soldering Temperature	300	°C

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ORDERING INFORMATION

Part	Operating Temperature Range	Package
ICM7620	-40 °C to 85 °C	24-Lead TSSOP
ICM7610	-40 °C to 85 °C	24-Lead TSSOP
ICM7600	-40 °C to 85 °C	20-Lead TSSOP

## DC ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>OUT</sub> unloaded; all specifications T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
<b>DC PERFORMANCE</b>						
<b>ICM7620</b>						
N	Resolution		12			Bits
DNL	Differential Nonlinearity	(Notes 1 & 3)		0.4	±1.0	LSB
INL	Integral Nonlinearity	(Notes 1 & 3)		4.0	±12.0	LSB
<b>ICM7610</b>						
N	Resolution		10			Bits
DNL	Differential Nonlinearity	(Notes 1 & 3)		0.1	±1.0	LSB
INL	Integral Nonlinearity	(Notes 1 & 3)		1.0	±3.0	LSB
<b>ICM7600</b>						
N	Resolution		8			Bits
DNL	Differential Nonlinearity	(Notes 1 & 3)		0.05	±1.0	LSB
INL	Integral Nonlinearity	(Notes 1 & 3)		0.25	±0.75	LSB
<b>STATIC ACCURACY</b>						
GE	Gain Error				±1.0	% of FS
OE	Offset Error				±35	mV
<b>POWER REQUIREMENTS</b>						
V <sub>DD</sub>	Supply Voltage		2.7	5	5.5	V
I <sub>DD</sub>	Supply Current	Full Scale at V <sub>DD</sub> =5.5		300	700	μA
	Supply Current	Full Scale at V <sub>DD</sub> =3.6		200	550	μA
	Supply Current	In Shutdown		5	20	μA

## DC ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = 2.7V to 5.5V, V<sub>OUT</sub> unloaded; all specifications T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
<b>OUTPUT CHARACTERISTICS</b>						
V <sub>out</sub>	Output Voltage Range	(Notes 2 & 3)	0		V <sub>DD</sub>	V
V <sub>Osc</sub>	Short Circuit Current			60	150	mA
	Output Line Regulation	V <sub>DD</sub> =2.7V to 5.5V	-3.0	0.4	3.0	mV/V
<b>LOGIC INPUTS</b>						
V <sub>IH</sub>	Digital Input High	(Note 2)	0.5xV <sub>DD</sub>			V
V <sub>IL</sub>	Digital Input Low	(Note 2)			0.2xV <sub>DD</sub>	V
	Digital Input Leakage	(Note 2)			5	μA

# ICM7620/7610/7600

## AC ELECTRICAL CHARACTERISTICS

( $V_{DD} = 2.7V$  to  $5.5V$ ,  $V_{OUT}$  unloaded; all specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
SR	Slew Rate			2		V/ $\mu$ s
	Settling Time			8		$\mu$ s
	Mid-scale Transition Glitch Energy			40		nV-S

## TIMING CHARACTERISTICS

( $V_{DD} = 2.7V$  to  $5.5V$ , all specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$t_1$	Address to $\overline{WR}$ Setup Time	(Note 2)	5			ns
$t_2$	Address to $\overline{WR}$ Hold Time	(Note 2)	0			ns
$t_3$	Data to $\overline{WR}$ Setup Time	(Note 2)	20			ns
$t_4$	Data to $\overline{WR}$ Hold Time	(Note 2)	0			ns
$t_5$	$\overline{WR}$ Pulse Width	(Note 2)	15			ns
$t_6$	LDAC Pulse Width	(Note 2)	15			ns

**Note 1:** Linearity is defined from code 110 to 3990 (ICM7620)  
Linearity is defined from code 16 to 1023 (ICM7610)  
Linearity is defined from code 4 to 255 (ICM7600)

**Note 2:** Guaranteed by design; not tested in production

**Note 3:** See Applications Information

## TIMING AND OPERATION DIAGRAM



LDAC	WR	A1	A0	LATCH STATE
------	----	----	----	-------------

## APPLICATIONS INFORMATION

### Power Supply Bypassing and Layout Considerations

As in any precision circuit, careful consideration has to be given to layout of the supply and ground. The return path from the GND to the supply ground should be short with low impedance. Using a ground plane would be ideal. The supply should have some bypassing on it. A 10  $\mu\text{F}$  tantalum capacitor in parallel with a 0.1  $\mu\text{F}$  ceramic with a low ESR can be used. Ideally these would be placed as close as possible to the device. Avoid crossing digital and analog signals, specially the reference, or running them close to each other.

### Output Swing Limitations

The ideal rail-to-rail DAC would swing from GND to  $V_{DD}$ . However, offset and gain error limit this ability. Figure 1 illustrates how a negative offset error will affect the output. The output will limit close to ground since this is single supply part, resulting in a dead-band area. As a larger input is loaded into the DAC the output will eventually rise above ground. This is why the linearity is specified for a starting code greater than zero.

Figure 2 illustrates how a gain error or positive offset error will affect the output when it is close to  $V_{DD}$ . A positive gain error or positive offset will cause the output to be limited to the positive supply voltage resulting in a dead-band of codes close to full-scale.




Figure 1. Effect of Negative Offset





Figure 2. Effect of Gain Error and Positive Offset



PACKAGE INFORMATION

20 Lead TSSOP, 24 Lead TSSOP





SYMBOL	20L TSSOP		
	MIN	NOM.	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	0.90	1.05
D	6.4	6.5	6.6
E1	4.3	4.4	4.5
E	6.2	6.4	6.6
L	0.45	0.60	0.75
R	0.09	—	—
R1	0.09	—	—
b	0.19	—	0.30
b1	0.19	0.22	0.25
c	0.09	—	0.20
c1	0.09	—	0.16
Ø1	0	—	8
L1	1.0 REF		
aaa	0.10		
bbb	0.10		
ccc	0.05		
ddd	0.20		
e	0.65 BSC		
N	20		
Ref.	Jedec MO-153 Issue C Variation AC		

SYMBOL	24L TSSOP		
	MIN	NOM.	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	0.90	1.05
D	7.7	7.8	7.9
E1	4.3	4.4	4.5
E	6.2	6.4	6.6
L	0.45	0.60	0.75
R	0.09	—	—
R1	0.09	—	—
b	0.19	—	0.30
b1	0.19	0.22	0.25
c	0.09	—	0.20
c1	0.09	—	0.16
Ø1	0	—	8
L1	1.0 REF		
aaa	0.10		
bbb	0.10		
ccc	0.05		
ddd	0.20		
e	0.65 BSC		
N	24		
Ref.	Jedec MO-153 Issue C Variation AD		

# ICM7620/7610/7600

---

## ORDERING INFORMATION

