



VND5050J-E VND5050K-E


Double channel high side driver
for automotive applications

Features

Max supply voltage	V_{CC}	41V
Operating voltage range	V_{CC}	4.5 to 36V
Max On-State resistance (per ch.)	R_{ON}	50 mΩ
Current limitation (typ)	I_{LIMH}	18 A
Off state supply current	I_S	2 μA ⁽¹⁾

(1) Typical value with all loads connected.

- Main
 - Inrush current active management by power limitation
 - Very low stand-by current
 - 3.0V CMOS compatible input
 - Optimized electromagnetic emission
 - Very low electromagnetic susceptibility
 - In compliance with the 2002/95/EC European directive
- Diagnostic functions
 - Open drain status output
 - On state open load detection
 - Off state open load detection
 - Thermal shutdown indication
- Protections
 - Undervoltage shut-down
 - Overvoltage clamp
 - Output stuck to V_{CC} detection
 - Load current limitation
 - Self limiting of fast thermal transients
 - Protection against loss of ground and loss of V_{CC}
 - Thermal shut down
 - Reverse battery protection (see *Figure 27*)



– Electrostatic discharge protection

Application

- All types of resistive, inductive and capacitive loads

Description

The VND5050K-E and VND5050J-E are monolithic devices made using STMicroelectronics VIPower M0-5 technology. They are intended for driving resistive or inductive loads with one side connected to ground. Active V_{CC} pin voltage clamp protects the devices against low energy spikes (see ISO7637 transient compatibility table). The devices detect open load condition both in on and off state, when STAT_DIS is left open or driven low. Output shorted to V_{CC} is detected in the off state. When STAT_DIS is driven high, STATUS pin is in high impedance state. Output current limitation protects the devices in overload condition. In case of long overload duration, the devices limit the dissipated power to a safe level up to thermal shut-down intervention. Thermal shut-down with automatic restart allows the devices to recover normal operation as soon as fault conditions disappear..

Table 1. Device summary

Package	Order codes	
	Part number (Tube)	Part number (Tape & Reel)
PowerSSO-12	VND5050J-E	VND5050JTR-E
PowerSSO-24	VND5050K-E	VND5050KTR-E

Contents

1	Block diagram and pin description	5
2	Electrical specifications	7
2.1	Absolute maximum ratings	7
2.2	Thermal data	8
2.3	Electrical characteristics	9
2.4	Electrical characteristics curves	16
3	Application information	20
3.1	GND protection network against reverse battery	20
3.1.1	Solution 1: resistor in the ground line (RGND only)	20
3.1.2	Solution 2: a diode (DGND) in the ground line	21
3.2	Load dump protection	21
3.3	MCU I/Os protection	21
3.4	Open load detection in Off state	21
3.5	Maximum demagnetization energy (VCC = 13.5V)	23
4	Package and PCB thermal data	24
4.1	PowerSSO-12™ thermal data	24
4.2	PowerSSO-24™ thermal data	27
5	Package and packing information	30
5.1	ECOPACK® packages	30
5.2	PowerSSO-12™ package information	30
5.3	PowerSSO-24™ package information	32
5.4	PowerSSO-12™ packing information	34
5.5	PowerSSO-24™ packing information	35
6	Revision history	36

List of tables

Table 2.	Pin function	5
Table 3.	Suggested connections for unused and n.c. pins	6
Table 4.	Absolute maximum ratings	7
Table 5.	Thermal data	8
Table 6.	Power section	9
Table 7.	Switching (V _{CC} = 13V; T _j = 25°C)	9
Table 8.	Status pin (V _{SD} =0V)	10
Table 9.	Protections	10
Table 10.	Openload detection	11
Table 11.	Logic input	11
Table 12.	Truth table	12
Table 13.	Electrical transient requirements	14
Table 14.	PowerSSO-12™ thermal parameters	26
Table 15.	PowerSSO-24™ thermal parameters	29
Table 16.	PowerSSO-12™ mechanical data	31
Table 17.	PowerSSO-24™ mechanical data	32
Table 18.	Document revision history	36

List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	Status timings	12
Figure 5.	Switching characteristics	13
Figure 6.	Output voltage drop limitation	13
Figure 7.	Waveforms	15
Figure 8.	Off state output current	16
Figure 9.	High level input current	16
Figure 10.	Input clamp voltage	16
Figure 11.	Input high level	16
Figure 12.	Input low level	16
Figure 13.	Input hysteresis voltage	16
Figure 14.	Status low output voltage	17
Figure 15.	Status leakage current	17
Figure 16.	On state resistance vs V_{CC}	17
Figure 17.	Status clamp voltage	17
Figure 18.	Openload On state detection threshold	17
Figure 19.	Openload Off state voltage detection threshold	18
Figure 20.	I_{LIM} vs T_{case}	18
Figure 21.	Turn-On voltage slope	18
Figure 22.	Undervoltage shutdown	18
Figure 23.	Turn-Off voltage slope	18
Figure 24.	STAT_DIS clamp voltage	18
Figure 25.	High level STAT_DIS voltage	19
Figure 26.	Low level STAT_DIS voltage	19
Figure 27.	Application schematic	20
Figure 28.	Open load detection in Off state	22
Figure 29.	Maximum turn Off current versus inductance (for each channel)	23
Figure 30.	PowerSSO-12 TM PC board	24
Figure 31.	Rthj-amb Vs. PCB copper area in open box free air condition (one channel ON)	24
Figure 32.	PowerSSO-12 TM thermal impedance junction ambient single pulse (one channel ON)	25
Figure 33.	Thermal fitting model of a double channel HSD in PowerSSO-12 TM	25
Figure 34.	PowerSSO-24 TM PC board	27
Figure 35.	Rthj-amb Vs. PCB copper area in open box free air condition (one channel ON)	27
Figure 36.	PowerSSO-24 TM Thermal impedance junction ambient single pulse (one channel ON)	28
Figure 37.	Thermal fitting model of a double channel HSD in PowerSSO-24 TM	28
Figure 38.	PowerSSO-12 TM package dimensions	30
Figure 39.	PowerSSO-24 TM package dimensions	32
Figure 40.	PowerSSO-12 TM tube shipment (no suffix)	34
Figure 41.	PowerSSO-12 TM tape and reel shipment (suffix "TR")	34
Figure 42.	PowerSSO-24 TM tube shipment (no suffix)	35
Figure 43.	PowerSSO-24 TM tape and reel shipment (suffix "TR")	35

1 Block diagram and pin description

Figure 1. Block diagram





Table 2. Pin function

Name	Function
V _{CC}	Battery connection.
OUTPUTn	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.
INPUTn	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
STATUSn	Open drain digital diagnostic pin.
STAT_DIS	Active high CMOS compatible pin, to disable the STATUS pin.


Figure 2. Configuration diagram (top view)**Table 3. Suggested connections for unused and n.c. pins**

Connection / Pin	STATUS	N.C.	OUTPUT	INPUT	STAT_DIS
Floating	X	X	X	X	X
To ground	N.R. ⁽¹⁾	X	N.R.	Through 10KΩ resistor	Through 10KΩ resistor

(1) Not recommended.

2 Electrical specifications

Figure 3. Current and voltage conventions



Note: $V_{Fn} = V_{OUTn} - V_{CCn}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	41	V
- V_{CC}	Reverse DC supply voltage	0.3	V
- I_{GND}	DC reverse ground pin current	200	mA
I_{OUT}	DC output current	Internally limited	A
- I_{OUT}	Reverse dc output current	15	A
I_{IN}	DC input current	+10 / -1	mA
I_{STAT}	DC status current	+10 / -1	mA
I_{STAT_DIS}	DC status disable current	+10 / -1	mA
E_{MAX}	Maximum switching energy ($L=3mH$; $R_L=0\Omega$; $V_{bat}=13.5V$; $T_{jstart}=150^\circ C$; $I_{OUT} = I_{limL}(Typ.)$)	104	mJ

Table 4. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
V_{ESD}	Electrostatic discharge (Human Body Model: R=1.5KΩ C=100pF)	4000	V
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T_j	Junction operating temperature	-40 to 150	°C
T_{stg}	Storage temperature	- 55 to 150	°C

2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Value		Unit
		PowerSSO-12	PowerSSO-24	
$R_{thj-case}$	Thermal resistance junction-case (Max.) (with one channel ON)	2.8	2.8	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient (Max.)	See <i>Figure 31</i>	See <i>Figure 35</i>	°C/W

2.3 Electrical characteristics

$8V < V_{CC} < 36V$; $-40^{\circ}C < T_j < 150^{\circ}C$, unless otherwise specified.

Table 6. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		4.5	13	36	V
V_{USD}	Undervoltage shutdown			3.5	4.5	V
$V_{USDhyst}$	Undervoltage shut-down hysteresis			0.5		V
R_{ON}	On state resistance ⁽²⁾	$I_{OUT}=2A; T_j=25^{\circ}C$ $I_{OUT}=2A; T_j=150^{\circ}C$ $I_{OUT}=2A; V_{CC}=5V; T_j=25^{\circ}C$			50 100 65	$m\Omega$ $m\Omega$ $m\Omega$
V_{clamp}	Clamp Voltage	$I_S=20mA$	41	46	52	V
I_S	Supply current	Off State; $V_{CC}=13V; T_j=25^{\circ}C$ $V_{IN}=V_{OUT}=V_{SENSE}=V_{CSD}=0V$ On State; $V_{CC}=13V; V_{IN}=5V; I_{OUT}=0A$		2 ⁽¹⁾ 3	5 ⁽¹⁾ 6	μA mA
$I_{L(off1)}$	Off state output current ⁽²⁾	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=25^{\circ}C$ $V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=125^{\circ}C$	0 0	0.01	3 5	μA
$I_{L(off2)}$	Off state output current ⁽²⁾	$V_{IN}=0V; V_{OUT}=4V$	-75		0	
V_F	Output - V_{CC} diode voltage ⁽²⁾	$-I_{OUT}=4A; T_j=150^{\circ}C$			0.7	V

(1) PowerMOS leakage included.

(2) For each channel.

Table 7. Switching ($V_{CC} = 13V; T_j = 25^{\circ}C$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-On delay time	$R_L = 6.5\Omega$ (see Figure 5)		20		μs
$t_{d(off)}$	Turn-Off delay time	$R_L = 6.5\Omega$ (see Figure 5)		40		μs
$dV_{OUT}/dt_{(on)}$	Turn-On voltage slope	$R_L = 6.5\Omega$		See Figure 21		V/ μs
$dV_{OUT}/dt_{(off)}$	Turn-Off voltage slope	$R_L = 6.5\Omega$		See Figure 23		V/ μs
W_{ON}	Switching energy losses during t_{won}	$R_L = 6.5\Omega$ (see Figure 5)		0.21		mJ
W_{OFF}	Switching energy losses during t_{woff}	$R_L = 6.5\Omega$ (see Figure 5)		0.28		mJ

Table 8. Status pin ($V_{SD}=0V$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{STAT}	Status low output voltage	$I_{STAT}= 1.6 \text{ mA}, V_{SD}=0V$			0.5	V
I_{LSTAT}	Status leakage current	Normal operation or $V_{SD}=5V$, $V_{STAT}= 5V$			10	μA
C_{STAT}	Status pin input capacitance	Normal operation or $V_{SD}=5V$, $V_{STAT}= 5V$			100	pF
V_{SCL}	Status clamp voltage	$I_{STAT}= 1\text{mA}$ $I_{STAT}= -1\text{mA}$	5.5	-0.7	7	V

Table 9. Protections (1)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{limH}	DC short circuit current	$V_{CC}=13V$ $5V < V_{CC} < 36V$	12	18	24	A
I_{limL}	Short circuit current during thermal cycling	$V_{CC}=13V$ $T_R < T_j < T_{TSD}$		7		A
T_{TSD}	Shutdown temperature		150	175	200	$^{\circ}\text{C}$
T_R	Reset temperature		$T_{RS} + 1$	$T_{RS} + 5$		$^{\circ}\text{C}$
T_{RS}	Thermal reset of STATUS		135			$^{\circ}\text{C}$
T_{HYST}	Thermal hysteresis ($T_{TSD}-T_R$)			7		$^{\circ}\text{C}$
t_{SDL}	Status delay in overload conditions	$T_j > T_{TSD}$ (see <i>Figure 4</i>)			20	μs
V_{DEMAG}	Turn-off output voltage clamp	$I_{OUT}=2\text{A}; V_{IN}=0; L=6\text{mH}$	V_{CC-41}	V_{CC-46}	V_{CC-52}	V
V_{ON}	Output voltage drop limitation	$I_{OUT}= 0.1\text{A};$ $T_j= -40^{\circ}\text{C...}+150^{\circ}\text{C}$ (see <i>Figure 6</i>)		25		mV

(1) To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 10. Openload detection

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{OL}	Openload On state detection threshold	$V_{IN} = 5V, 8V < V_{CC} < 18V$	10	See Figure 18	70	mA
$t_{DOL(on)}$	Openload On state detection delay	$I_{OUT} = 0A, V_{CC} = 13V$ (see Figure 4)			200	μs
t_{POL}	Delay between INPUT falling edge and STATUS rising edge in Openload condition	$I_{OUT} = 0A$ (see Figure 4)	200	500	1000	μs
V_{OL}	Openload Off state voltage detection threshold	$V_{IN} = 0V, 8V < V_{CC} < 16V$	2	See Figure 19	4	V
t_{DSTKON}	Output short circuit to V_{CC} detection delay at turn Off	(see Figure 4)	180		t_{POL}	μs

Table 11. Logic input

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input low level				0.9	V
I_{IL}	Low level input current	$V_{IN} = 0.9 V$	1			μA
V_{IH}	Input high level		2.1			V
I_{IH}	High level input current	$V_{IN} = 2.1 V$			10	μA
$V_{I(hyst)}$	Input hysteresis voltage		0.25			V
V_{ICL}	Input clamp voltage	$I_{IN} = 1mA$ $I_{IN} = -1mA$	5.5	-0.7	7	V
V_{SDL}	STAT_DIS low level voltage				0.9	V
I_{SDL}	Low level STAT_DIS current	$V_{SD} = 0.9 V$	1			μA
V_{SDH}	STAT_DIS high level voltage		2.1			V
I_{SDH}	High level STAT_DIS current	$V_{SD} = 2.1 V$			10	μA
$V_{SD(hyst)}$	STAT_DIS hysteresis voltage		0.25			V
V_{SDCL}	STAT_DIS clamp voltage	$I_{SD} = 1mA$ $I_{SD} = -1mA$	5.5	-0.7	7	V

Figure 4. Status timings




Table 12. Truth table

Conditions	INPUT	OUTPUT	SENSE ($V_{CSD}=0V$) ⁽¹⁾
Normal operation	L	L	H
	H	H	H
Current limitation	L	L	H
	H	X	H
Overtemperature	L	L	H
	H	L	L
Undervoltage	L	L	X
	H	L	X
Output voltage $> V_{OL}$	L	H	$L^{(2)}$
	H	H	H
Output current $< I_{OL}$	L	L	$H^{(3)}$
	H	H	L

(1) If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

(2) The STATUS pin is low with a delay equal to t_{DSTKON} after INPUT falling edge.

(3) The STATUS pin becomes high with a delay equal to t_{POL} after INPUT falling edge.



Figure 5. Switching characteristics**Figure 6. Output voltage drop limitation**

Table 13. Electrical transient requirements

ISO 7637-2: 2004(E) Test pulse	Test levels ⁽¹⁾		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and Impedance
	III	IV		0.5 s	5 s	
1	-75V	-100V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37V	+50V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100V	-150V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75V	+100V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6V	-7V	1 pulse			100 ms, 0.01 Ω
5b ⁽²⁾	+65V	+87V	1 pulse			400 ms, 2 Ω


ISO 7637-2: 2004(E) Test pulse	Test level results ⁽¹⁾	
	III	IV
1	C	C
2a	C	C
3a	C	C
3b	C	C
4	C	C
5b ⁽²⁾	C	C

(1) The above test levels must be considered referred to $V_{CC} = 13.5V$ except for pulse 5b.

(2) Valid in case of external load dump clamp: 40V maximum referred to ground.

Class	Contents
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Figure 7. Waveforms



2.4 Electrical characteristics curves

Figure 8. Off state output current




Figure 9. High level input current




Figure 10. Input clamp voltage




Figure 11. Input high level




Figure 12. Input low level




Figure 13. Input hysteresis voltage










Figure 14. Status low output voltage**On state resistance vs T_{case}****Figure 15. Status leakage current****Figure 16. On state resistance vs V_{cc}****Figure 17. Status clamp voltage****Figure 18. Openload On state detection threshold**

Figure 19. Openload Off state voltage detection threshold




Figure 20. I_{LIM} vs T_{case}




Figure 21. Turn- On voltage slope




Figure 22. Undervoltage shutdown




Figure 23. Turn- Off voltage slope




Figure 24. STAT_DIS clamp voltage







Figure 25. High level STAT_DIS voltage**Figure 26. Low level STAT_DIS voltage**

3 Application information

Figure 27. Application schematic



Note: Channel 2 has the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

1. $R_{GND} \leq 600\text{mV} / (I_{S(on)\max})$.
2. $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in R_{GND} (when $V_{CC} < 0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)\max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift ($I_{S(on)\max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

3.1.2 Solution 2: a diode (D_{GND}) in the ground line

A resistor ($R_{GND}=1\text{k}\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift ($\approx 600\text{mV}$) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu\text{C}} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -100\text{V}$ and $I_{latchup} \geq 20\text{mA}$; $V_{OH\mu\text{C}} \geq 4.5\text{V}$

$$5\text{k}\Omega \leq R_{prot} \leq 180\text{k}\Omega$$

Recommended values: $R_{prot} = 10\text{k}\Omega$

3.4 Open load detection in Off state

Off state open load detection requires an external pull-up resistor (R_{PU}) connected between OUTPUT pin and a positive supply voltage (V_{PU}) like the +5V line used to supply the microprocessor.

The external resistor has to be selected according to the following requirements:


1. no false open load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{OLmin} ; this results in the following condition

$$V_{OUT} = (V_{PU}/(R_L + R_{PU}))R_L < V_{OLmin}$$
2. no misdetection when load is disconnected: in this case the V_{OUT} has to be higher than V_{OLmax} ; this results in the following condition $R_{PU} < (V_{PU} - V_{OLmax})/I_{L(off2)}$.

Because $I_{s(OFF)}$ may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.


The values of V_{OLmin} , V_{OLmax} and $I_{L(off2)}$ are available in the Electrical Characteristics section.

Figure 28. Open load detection in Off state



3.5 Maximum demagnetization energy ($V_{CC} = 13.5V$)

Figure 29. Maximum turn Off current versus inductance (for each channel)




Note: Values are generated with $R_L = 0 \Omega$. In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PCB thermal data

4.1 PowerSSO-12™ thermal data

Figure 30. PowerSSO-12™ PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 μ m (front and back side), Copper areas: from minimum pad lay-out to 8cm²).

Figure 31. R_{thj_amb} Vs. PCB copper area in open box free air condition (one channel ON)





Figure 32. PowerSSO-12™ thermal impedance junction ambient single pulse (one channel ON)




Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_p/T$

Figure 33. Thermal fitting model of a double channel HSD in PowerSSO-12™ (a)




(a) The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 14. PowerSSO-12™ thermal parameters

Area/island (cm ²)	Footprint	2	8
R1= R7 (°C/W)	0.7		
R2= R8 (°C/W)	2.8		
R3 (°C/W)	4		
R4 (°C/W)	8	8	7
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1= C7 (W.s/°C)	0.001		
C2= C8 (W.s/°C)	0.0025		
C3 (W.s/°C)	0.05		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

4.2 PowerSSO-24™ thermal data

Figure 34. PowerSSO-24™ PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 μ m (front and back side), Copper areas: from minimum pad lay-out to 8cm²).

Figure 35. $R_{thj\text{-amb}}$ Vs. PCB copper area in open box free air condition (one channel ON)





Figure 36. PowerSSO-24™ Thermal impedance junction ambient single pulse (one channel ON)




Equation 2: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p/T$

Figure 37. Thermal fitting model of a double channel HSD in PowerSSO-24™^(b)



(b) The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15. PowerSSO-24™ thermal parameters

Area/island (cm ²)	Footprint	2	8
R1=R7 (°C/W)	0.4		
R2=R8 (°C/W)	2		
R3 (°C/W)	6		
R4 (°C/W)	7.7		
R5 (°C/W)	9	9	8
R6 (°C/W)	28	17	10
C1=C7 (W.s/°C)	0.001		
C2=C8 (W.s/°C)	0.0022		
C3 (W.s/°C)	0.025		
C4 (W.s/°C)	0.75		
C5 (W.s/°C)	1	4	9
C6 (W.s/°C)	2.2	5	17

5 Package and packing information

5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

5.2 PowerSSO-12™ package information

Figure 38. PowerSSO-12™ package dimensions




Table 16. PowerSSO-12™ mechanical data

Symbol	Millimeters		
	Min.	Typ.	Max.
A	1.25		1.62
A1	0		0.1
A2	1.10		1.65
B	0.23		0.41
C	0.19		0.25
D	4.8		5.0
E	3.8		4.0
e		0.8	
H	5.8		6.2
h	0.25		0.5
L	0.4		1.27
k	0°		8°
X	1.9		2.5
Y	3.6		4.2
ddd			0.1

5.3 PowerSSO-24™ package information

Figure 39. PowerSSO-24™ package dimensions




Table 17. PowerSSO-24™ mechanical data

Symbol	Millimeters		
	Min.	Typ.	Max.
A	2.15		2.47
A2	2.15		2.40
a1	0		0.075
b	0.33		0.51
c	0.23		0.32
D	10.10		10.50
E	7.4		7.6
e		0.8	
e3		8.8	
G			0.1
G1			0.06

Table 17. PowerSSO-24™ mechanical data (continued)

Symbol	Millimeters		
	Min.	Typ.	Max.
H	10.1		10.5
h			0.4
L	0.55		0.85
N			10deg
X	4.1		4.7
Y	6.5		7.1

5.4 PowerSSO-12™ packing information

Figure 40. PowerSSO-12™ tube shipment (no suffix)





Figure 41. PowerSSO-12™ tape and reel shipment (suffix "TR")



5.5 PowerSSO-24™ packing information

Figure 42. PowerSSO-24™ tube shipment (no suffix)





Figure 43. PowerSSO-24™ tape and reel shipment (suffix "TR")



6 Revision history

Table 18. Document revision history

Date	Revision	Changes
30-Mar-2006	1	Initial release.
11-Jan-2007	2	Minor formatting changes. New disclaimer attached.
31-May-2007	3	Reformatted and restructured. Contents and lists of tables and figures added. <i>Section 3.5: Maximum demagnetization energy (VCC = 13.5V)</i> added. <i>Table 4: Absolute maximum ratings:</i> EMAX entries updated. <i>Table 13: Electrical transient requirements :</i> Test level values III and IV for test pulse 5b and notes updated <i>Figure 33: Thermal fitting model of a double channel HSD in PowerSSO-12™ , Figure 37: Thermal fitting model of a double channel HSD in PowerSSO-24™ :</i> added notes. Features table updated: I_{LIMH} changed from 19 to 18A.
3-Dec-2007	4	Updated <i>Section 4.1: PowerSSO-12™ thermal data:</i> – Changed <i>Figure 31: Rthj-amb Vs. PCB copper area in open box free air condition (one channel ON).</i> – Changed <i>Figure 32: PowerSSO-12™ thermal impedance junction ambient single pulse (one channel ON).</i> – Updated <i>Table 14: PowerSSO-12™ thermal parameters:</i> R3 value changed from 7 to 4 °C/W. R4 values changed from 10 /10 /10 to 8 /8 /7 °C/W.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

