


FEATURES:

- 256k x 32-bit EEPROM MCM
- Rad-Pak® radiation-hardened against natural space radiation
- Total dose hardness:
 - >100 krad (Si)
 - Dependent upon orbit
- Excellent Single event effects
 - $SEL_{TH} > 84.7 \text{ MeV/mg/cm}^2$
 - SEU > 26.6 MeV/mg/cm² read mode
 - SEU = 11.4 MeV/mg/cm² write mode
- High endurance
 - 10,000 cycles/dword, 10 year data retention
- Page Write Mode: 2 X 128 dword page
- High Speed:
 - 200 and 250 ns maximum access times
- Automatic programming
 - 15 ms automatic Page/dword write

79LV0832 8 Megabit (256K x 32-Bit) Low Voltage EEPROM MCM



DESCRIPTION:

Maxwell Technologies' 79LV0832 multi-chip module (MCM) memory features a greater than 100 krad (Si) total dose tolerance, dependent upon orbit. Using Maxwell Technologies' patented radiation-hardened Rad-Pak® MCM packaging technology, the 79LV0832 is the first radiation-hardened 8 megabit MCM EEPROM for space application. The 79LV0832 uses eight 1 Megabit high speed CMOS die to yield an 8 megabit product. The 79LV0832 is capable of in-system electrical dword and page programmability. It has a 128 x 32 byte page programming function to make its erase and write operations faster. It also features Data Polling and a Ready/Busy signal to indicate the completion of erase and programming operations. In the 79LV0832, hardware data protection is provided with the RES pin. Software data protection is implemented using the JEDEC standard algorithm.

Maxwell Technologies' patented Rad-Pak® packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, Rad-Pak®' provides greater than 100 krad (Si) radiation dose tolerance. This product is available with screening up to MAxwell Technologies self-defined Class K.

01.10.05 Rev 8




TABLE 1. 79LV0832 PINOUT DESCRIPTION

Pin	Symbol	Description
84-77, 29-37	ADDR0 to ADDR16	Address Input
48-55, 66-73, 96, 1-7, 18-25	I/O0 to I/O31	Data Input/Output
61	ŌĒ	Output Enable
41, 43	CE0-1	Chip Enable 0 through 1
45	WE	Write Enable
10, 17, 28, 40, 44, 58, 65, 76, 87, 93	3.3V	Power Supply
8, 9, 11-16, 26, 27, 38, 42, 46, 56, 57, 59, 60, 62-64, 74, 75, 85, 86, 88-92, 94, 95	GND	Ground
39	RDY/BUSY	Ready/Busy
47	RES	Reset

01.10.05 Rev 8

TABLE 2. 79LV0832 ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	TYP	Max	Unit
Supply Voltage	V _{CC}	-0.6		7.0	V
Input Voltage	V _{IN}	-0.51		7.0	V
Package Weight	RP		45		Grams
	RT		38		
Thermal Impedance (RP and RT Packages; XP TBD)	Флс		3		°C/W
Operating Temperature Range	T _{OPR}	-55		125	°C
Storage Temperature Range	T _{STG}	-65		150	°C

^{1.} V_{IN} min = -3.0V for pulse width \leq 50ns.

TABLE 3. 79LV0832 RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3.0	3.6	V
Input Voltage	V _{IL}	-0.3 ¹	0.8	V
	V_{IH}	2.2	$V_{CC} + 0.3$	V
RES_PIN	V_{H}	$V_{\rm CC}$ -0.5	V _{CC} +0.3 V _{CC} +1	V
Operating Temperature Range	T _{OPR}	-55	125	°C

^{1.} V_{IL} min = -1.0V for pulse width \leq 50 ns

TABLE 4. DELTA LIMITS¹

Parameter	Variation ²
I _{CC1A}	+/- 10 %
I _{CC2A}	+/- 10 %
I _{CC2C}	+/- 10 %
I _{LI} - ADDR, CE, OE, WE	+/- 10 %
I _{Lo} - D0 - D31	+/- 10 %

^{1.} Delta limits are calculated from test data taken at preburn-in and post burn-in as defined in MIL-STD-883

©2005 Maxwell Technologies All rights reserved

^{2.} Specified value in Table 6

TABLE 5. 79LV0832 CAPACITANCE

 $(T_A = 25 \, ^{\circ}C, f = 1 \, MHz)$

Parameter	Symbol	Min	Max	Unit
Input Capacitance: V _{IN} = 0V ¹	C _{IN}		6	pF
	C _{IN} OE		6	1
	C _{IN} WE		6]
	C _{IN} CE ₀₋₁		6]
	C _{IN} A0-A16		6]
	C _{IN} RES		48]
Output Capacitance: V _{OUT} = 0V ¹	C _{Out} RDY/BSY		6	pF
	C _{O ut} D0-D31		12	

1. Guaranteed by design.

Table 6. 79LV0832 DC Electrical Characteristics

 $(V_{cc} = 3.3V \pm 10\%, T_A = -55 \text{ to } +125^{\circ}\text{C})$

Parameter	Test Condition	Symbol	Subgroups	Min	Max	Units
Input Leakage Current ¹	$V_{IN} = V_{CC}$	I _{LI}	1, 2, 3		42	μA
A0-A16, \overline{CE} , \overline{WE} , \overline{OE}	$V_{IN} = V_{IH}$				720 ²	μA
AO-ATO, GE, WE, GE	V _{IN} =0V				720 ²	μA
Input Leakage Current D0-D31	V _{IN} =V _{CC}	I _{LI}	1, 2, 3		4	μA
Output Leakage Current	$(V_{CC} = 3.6V, V_{OUT} = 3.6V/0.4V)$	I _{LO}	1, 2, 3		4	μA
Standby V _{CC} Current ¹	$\overline{CE} = \overline{ADDR} = \overline{WE} = \overline{OE} = V_{CC}$	I _{CC1A}	1, 2, 3		80	μA
	CE = ADDR=WE=OE =V _{IH}	I _{CC1B}			15	mA
	CE = V _{IH} ; ADDR=WE=OE =0V	I _{CC1C}			15	mA
Operating V _{CC} Current ^{1,3}	\overline{OE} = 0V; ADDR= \overline{WE} =V _{CC} I _{OUT} = 0mA, \overline{CE} Duty = 100%, Cycle = 1 us at V _{CC} = 3.6V	I _{CC2A}	1, 2, 3		24	mA
	OE =ADDR= <u>WE</u> =0V I_{OUT} = 0mA, CE Duty = 100%, Cycle = 1 us at V_{CC} = 3.6V	I _{CC2B}	1, 2, 3	1	40	mA
	\overline{OE} = 0V; \overline{ADDR} = \overline{WE} = V_{CC} I_{OUT} = 0mA, \overline{CE} Duty = 100%, \overline{CYCE} = 200 ns at $\overline{V_{CC}}$ = 3.6V	I _{CC2C}	1, 2, 3		60	mA
	\overline{OE} =ADDR= \overline{WE} =0V I_{OUT} = 0mA, \overline{CE} Duty = 100%, Cycle = 200 ns at V_{CC} = 3.6V	I _{CC2D}	1, 2, 3		100	mA
Input Voltage		V _{IL} V _{IH}	1, 2, 3	2.2	0.8	V
RES_PIN		V_{H}		V _{CC} -0.5		

01.10.05 Rev 8

TABLE 6. 79LV0832 DC ELECTRICAL CHARACTERISTICS

 $(V_{cc} = 3.3V \pm 10\%, T_A = -55 \text{ to } +125^{\circ}\text{C})$

Parameter	TEST CONDITION	Symbol	SUBGROUPS	Мім	Max	Units
Output Voltage	Data Lines: $V_{CC}Min$, I_{OL} = 2.1mA RDY/BSY_Line: $V_{CC}Min$, I_{OL} = 12mA Data Lines: $V_{CC}Min$, I_{OH} = -400 μ A RDY/BSY_Line: $V_{CC}Min$, I_{OH} = -12mA All Outputs: $V_{CC}Min$, I_{OH} =-100uA	V _{OL} V _{OL} V _{OH} V _{OH}	1, 2, 3	2.4 2.4 V _{CC} -0.3V	0.4 0.4 	V V V V

^{1.} All Inputs are tied to Vcc with a 5.5K Ω resistor, except for RES which is 30K Ω .

- 2. For RES I_{LI} =800uA max.
- 3. Only one \overline{CE} active (low) at a time

Table 7. 79LV0832 AC Electrical Characteristics for Read Operation ¹

 $(V_{CC} = 3.3V \pm 10\%, T_A = -55 \text{ to } +125^{\circ}\text{C})$

Parameter	Symbol	Subgroups	Min	Max	Unit
Address Access Time $\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$ -200 -250	t _{ACC}	9, 10, 11		200 250	ns
Chip Enable Access Time $\overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$ -200 -250	t _{CE}	9, 10, 11		200 250	ns
Output Enable Access Time $\overline{CE} = V_{IL}$, $\overline{WE} = V_{IH}$ -200 -250	t _{OE}	9, 10, 11	0 0	110 120	ns
Output Hold to Address Change $\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$ -200 -250	t _{OH}	9, 10, 11	0		ns
Output Disable to High-Z 2 $\overline{CE} = V_{IL}$, $\overline{WE} = V_{IH}$ -200 -250 $\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$ -200	t _{DF}	9, 10, 11	0 0	50 50	ns ns
$ \frac{\text{RES to Output Delay}}{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}^{3} $ $ -200 $ $ -250 $	T_{RR}	9, 10, 11	0 0	350 350 525 550	ns

^{1.} Test conditions: input pulse levels = 0.4V to 2.2V; input rise and fall times \leq 20 ns; output load = 1 TTL gate + 100 pF (including scope and jig); reference levels for measuring timing = 0.8 V/1.8 V.

01.10.05 Rev 8

^{2.} t_{DF} and t_{DFR} are defined as the time at which the output becomes an open circuit and data is no longer driven.

^{3.} Guaranteed by design.

Table 8. 79LV0832 AC Electrical Characteristics Page/Dword Erase and Page/Dword Write Operation

 $(V_{cc} = 3.3V \pm 10\%, T_A = -55 \text{ to } +125^{\circ}\text{C})$

Parameter	Symbol	Subgroups	M _{IN} 1	Max	Units
Address Setup Time -200 -250	t _{AS}	9, 10, 11	0	 	ns
Chip Enable to Write Setup Time (WE controlled) -200 -250	t _{CS}	9, 10, 11	0 0		ns
Write Pulse Width CE controlled -200 -250	t _{CW}	9, 10, 11	200 250		ns
WE controlled -200 -250	t _{WP}		200 250		ns
Address Hold Time -200 -250	t _{AH}	9, 10, 11	200 250		ns
Data Setup Time -200 -250	t _{DS}	9, 10, 11	150 200		ns
Data Hold Time -200 -250	t _{DH}	9, 10, 11	10 10		ns
Chip Enable Hold Time (WE controlled) -200 -250	t _{CH}	9, 10, 11	0		ns
Write Enable to Write Setup Time (CE controlled) -200 -250	t _{WS}	9, 10, 11	0		ns
Write Enable Hold Time (CE controlled) -200 -250	t _{wH}	9, 10, 11	0	 	ns
Output Enable to Write Setup Time -200 -250	t _{OES}	9, 10, 11	0 0		ns
Output Enable Hold Time -200 -250	t _{OEH}	9, 10, 11	0 0	 	ns
Write Cycle Time ² -200 -250	t _{WC}	9, 10, 11		15 15	ms

01.10.05 Rev 8

Table 8. 79LV0832 AC Electrical Characteristics Page/Dword Erase and Page/Dword Write Operation

 $(V_{cc} = 3.3V \pm 10\%, T_A = -55 \text{ to } +125^{\circ}\text{C})$

PARAMETER	Symbol	Subgroups	Min ¹	Max	Units
Data Latch Time -200 -250	t _{DL}	9, 10, 11	700 750		ns
Byte Load Window -200 -250	t _{BL}	9, 10, 11	100 200	 	μs
Byte Load Cycle -200 -250	t _{BLC}	9, 10, 11	1 1	30 30	μs
Time to Device Busy -200 -250	t _{DB}	9, 10, 11	100 120		ns
Write Start Time ³ -200 -250	t _{DW}	9, 10, 11	250 250	 	ns
RES to Write Setup Time ⁴ -200 -250	t _{RP}	9, 10, 11	100 100	 	μs
V _{CC} to RES Setup Time ⁴ -200 -250	t _{RES}	9, 10, 11	1 1		μs

^{1.} Use this device in a longer cycle than this value.

^{2.} t_{WC} must be longer than this value unless polling techniques or RDY/BUSY are used. This device automatically completes the internal write operation within this value.

^{3.} Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/BUSY are used.

^{4.} Guaranteed by desgin.

TABLE 9. 79LV0832 MODE SELECTION 1, 2

Parameter	CE 3	ŌĒ	WE	I/O	RES	RDY/BUSY
Read	V_{IL}	V_{IL}	V _{IH}	D _{OUT}	V_{H}	V _{OH}
Standby	V _{IH}	Х	Х	High-Z	Х	V _{OH}
Write	V _{IL}	V _{IH}	V _{IL}	D _{IN}	V_{H}	V _{OH} > V _{OL}
Deselect	V _{IL}	V _{IH}	V _{IH}	High-Z	V_{H}	V _{OH}
Write Inhibit	Х	Х	V _{IH}		Х	
	Х	V _{IL}	Х		Х	
Data Polling	V _{IL}	V _{IL}	V _{IH}	Data Out (I/O7)	V_{H}	V _{OL}
Program Reset	Х	Х	Х	High-Z	$V_{\rm IL}$	V _{OH}

- 1. X = Don't care.
- 2. Refer to the recommended DC operating conditions.
- 3. For $\overline{\text{CE}}_{\text{0-1}}$ only one $\overline{\text{CE}}$ can be enabled (Low) at a time.





FIGURE 2. DWORD WRITE TIMING WAVEFORM (1) (WE CONTROLLED)



01.10.05 Rev 8

FIGURE 3. DWORD WRITE TIMING WAVEFORM (2) (CE CONTROLLED)





FIGURE 4. PAGE WRITE TIMING WAVEFORM (1) (WE CONTROLLED)




01.10.05 Rev 8

All data sheets are subject to change without notice 1


All rights reserved

FIGURE 5. PAGE WRITE TIMING WAVEFORM (2) (CE CONTROLLED)1,2



- 1) A7-A16 are Page Addresses and must be the same within a Page Write Operation
- 2) Refer to Table 7 and 8 for timing characteristics

FIGURE 6. DATA POLLING TIMING WAVEFORM¹



1) Refer to Table 7 and 8 for timing characteristics

©2005 Maxwell Technologies All rights reserved

V_{CC}

CE

WE

Address

5555

AAAA or

2AAA

Data

AA

55

AO

Write data

FIGURE 7. SOFTWARE DATA PROTECTION TIMING WAVEFORM (1) (IN PROTECTION MODE)¹

1) REPEAT THE DATA PATTERN IN EACH OF THE FOUR BYTES.

1) REPEAT THE DATA PATTERN IN EACH OF THE FOUR BYTES.




Figure 8. Software Data Protection Waveform (2) (in non-protection mode)¹

EEPROM Application Notes

This application note describes the programming procedures for the EEPROM modules and with details of various techniques to preserve data integrity.

Automatic Page Write

Page-mode write feature allows 1 to 128 dwords of data to be written into the EEPROM in a single write cycle. Loading the first dword of data, the data load window opens 30µs for the second dword. In the same manner each additional dword of data can be loaded within 30µs of the preceding falling edge of either WE or CE. When CE and WE are kept

01.10.05 Rev 8 All

high for 100µs after data input, the EEPROM enters the write mode automatically and the data input is written into the EEPROM.

WE, CE Pin Operation

<u>During a write cycle</u>, addresses are latched by the falling edge of <u>WE</u> or <u>CE</u>, and data is latched by the rising edge of <u>WE</u> or <u>CE</u>.

Data Polling


Data Polling function allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last dword of data to be loaded outputs from I/O 7, 15, 23, 31 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows a comparison operation to determine the status of the EEPROM. The RDY/Busy signal goes low (V_{OL}) after the first write signal. At the end of the write cycle, the RDY/Busy returns to a high state (V_{OH}).

RES Signal

When RES is LOW (V_L), the EEPROM cannot be read or programmed. The EEPROM data must be protected by keeping RES low when V_{CC} is power on and off. RES should be high (V_H) during read and programming operations.




Data Protection

To protect the data during operation and power on/off, the EEPROM has the internal functions described below.

1. Data Protection at V_{CC} on/off


When V_{CC} is turned on or off, noise on the control pins generated by external circuits, such as CPUs, may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state during V_{CC} on/off by using a CPU reset signal to RES pin.



Data Protection


To protect the data during operation and power on/off, the EEPROM has the internal functions described below.

1. Data Protection against Noise of Control Pins (CE, OE, WE) during Operation.
During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the EEPROM has a noise cancellation function that cuts noise if its width is 20ns or less in programming mode. Be careful not to allow noise of a width of more than 20ns on the control pins.



2. RES Signal

 $\overline{\text{RES}}$ should be kept at V_{SS} level when V_{CC} is turned on or off. The EEPROM breaks off programming operation when $\overline{\text{RES}}$ become low, programming operation doesn't finish correctly in case that $\overline{\text{RES}}$ falls low during programming operation. $\overline{\text{RES}}$ should be kept high for 10 ms after the last data is input



3. Software Data Protection Enable

The 79LV0832 contains a software controlled write protection feature that allows the user to inhibit all write operations to the device. This is useful in protecting the device from unwanted write cycles due to uncontrollable circuit noise or inadvertent writes caused by minor bus contentions. Software data protection is enabled by writing the following data sequence to the EEPROM and allowing the write cycle period (t_{WC}) of 10ms to elapse:

Software Data Protection Enable Sequence

Address	Data
5555	AA AA AA AA
AAAA or 2AAA	55 55 55 55
5555	A0 A0 A0 A0

4. Writing to the Memory with Software Data Protection Enabled

To write to the device once Software protection is enabled, the enable sequence must precede the data to be written. This sequence allows the write to occur while at the same time keeping the software protection enabled

Sequence for Writing Data with Software Protection Enabled.

Address	Data
5555	AA AA AA AA
AAAA or 2AAA	55 55 55 55
5555	A0 A0 A0 A0
Write Address(s)	Normal Data Input

01.10.05 Rev 8


5. Disabling Software Protection

Software data protection mode can be disabled by inputting the following data sequence. Once the software protection sequence has been written, no data can be written to the memory until the write cycle (T_{wc}) has elapsed.

Software Protection Disable Sequence

Address	Data
5555	AA AA AA AA
AAAA or 2AAA	55 55 55 55
5555	80 80 80 80
5555	AA AA AA AA
AAAA or 2AAA	55 55 55 55
5555	20 20 20 20

Devices are shipped in the "unprotected" state, meaning that the contents of the memory can be changed as required by the user. After the software data protection is enabled, the device enters the Protect Mode where no further write commands have any effect on the memory contents.




96-PIN RAD-PAK® QUAD FLAT PACKAGE

Symbol	DIMENSION		
	Min	Nом	Max
А	.184	.200	.216
b	.010	.012	.013
С		.009	.012
D	1.408	1.420	1.432
D1	1.162		
е	.050		
S1	.129		
L		2.528	2.543
L1	2.485	2.500	2.505
L2		1.700	
A1	.152	.165	.178
N	96		

Note: All dimensions in inches

01.10.05 Rev 8 All data sheets are subject to change without notice 17




96 PIN RAD-TOLERANT QUAD FLAT PACKAGE

Symbol	DIMENSION		
	Min	Nом	Max
A	.167	.183	.199
b	.010	.012	.013
С		.009	.012
D	1.408	1.420	1.432
D1	1.162		
е	.050		
S1	.129		
L		2.528	2.543
L1	2.485	2.500	2.505
L2		1.700	
A1	.152	.165	.178
N	96		

Note: All dimensions in inches

01.10.05 Rev 8 All data sheets are subject to change without notice 18



96 PIN XRAY® QUAD FLAT PACKAGE

Symbol		DIMENSION		
	Min	Nом	Max	
А	.200	.222	.245	
b	.007	.010	.013	
С	.009	.009	.012	
D	1.690	1.707	1.725	
D1	1.150			
е	0.050			
S1	.278			
L	3.000	3.020	3.040	
L1	2.985	3.000	3.005	
L2	2.090	2.200	2.210	
A1	.115	.130	.145	
N	96			

Note: All dimensions in inches

01.10.05 Rev 8

Important Notice:


These data sheets are created using the chip manufacturers published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

Product Ordering Options



All c

01.10.05 Rev 8

¹⁾ Products are manufactured and screened to Maxwell Technologies self-defined Class H and Class K flows.