LP3470 Tiny Power On Reset Circuit



LP3470 Tiny Power On Reset Circuit General Description

The LP3470 is a micropower CMOS voltage supervisory circuit designed to monitor power supplies in microprocessor (μ P) and other digital systems. It provides maximum adjustability for power-on-reset (POR) and supervisory functions. It is available in the following six standard reset threshold voltage (V_{RTH}) options: 2.63V, 2.93V, 3.08V, 3.65V, 4.00V, 4.38V, and 4.63V. If other voltage options between 2.4V and 5.0V are desired please contact your National Semiconductor representative.

The LP3470 asserts a reset signal whenever the V_{CC} supply voltage falls below a reset threshold. The reset time-out period is adjustable using an external capacitor. Reset remains asserted for an interval (programmed by an external capacitor) after V_{CC} has risen above the threshold voltage.

The device is available in the tiny SOT23-5 package.

Key Specifications

- ±1% Reset Threshold Accuracy Over Temperature
- Standard Reset Threshold Voltages: 2.63V, 2.93V, 3.08V, 3.65V, 4.00V, 4.38V, and 4.63V

- Custom Reset Threshold Voltages: For other voltages between 2.4V and 5.0V contact your National Semiconductor representative
- Very Low Quiescent Current (16 µA typical)
- Guaranteed Reset valid down to V_{CC}=0.5V


Features

- Tiny SOT23-5 Package
- Open Drain Reset Output
- Programmable Reset Timeout Period Using an External Capacitor
- Immune to Short V_{CC} Transients

Applications

- Critical µP and µC Power Monitoring
- Intelligent Instruments
- Computers
- Portable/Battery-Powered Equipments

Pin Configuration and Basic Operating Circuit



LP3470

Ordering Information

Operating Temperature Range	Order Number	Nominal V _{RTH} (V)	Package Marking	Package Type	Supplied As
	LP3470M5-2.63	2.63	D25B	SOT23-5	1000 Units on Tape and Reel
	LP3470M5X-2.63	2.63	D25B	SOT23-5	3000 Units on Tape and Reel
	LP3470M5-2.93	2.93	D26B	SOT23-5	1000 Units on Tape and Reel
	LP3470M5X-2.93	2.93	D26B	SOT23-5	3000 Units on Tape and Reel
	LP3470M5-3.08	3.08	D28B	SOT23-5	1000 Units on Tape and Reel
	LP3470M5X-3.08	3.08	D28B	SOT23-5	3000 Units on Tape and Reel
–20°C to	LP3470M5-3.65	3.65	D37B	SOT23-5	1000 Units on Tape and Reel
+85°C	LP3470M5X-3.65	3.65	D37B	SOT23-5	3000 Units on Tape and Reel
	LP3470M5-4.00	4.00	D29B	SOT23-5	1000 Units on Tape and Reel
	LP3470M5X-4.00	4.00	D29B	SOT23-5	3000 Units on Tape and Reel
	LP3470M5-4.38	4.38	D30B	SOT23-5	1000 Units on Tape and Reel
	LP3470M5X-4.38	4.38	D30B	SOT23-5	3000 Units on Tape and Reel
	LP3470M5-4.63	4.63	D31B	SOT23-5	1000 Units on Tape and Reel
	LP3470M5X-4.63	4.63	D31B	SOT23-5	3000 Units on Tape and Reel
	LP3470IM5-2.63	2.63	D25C	SOT23-5	1000 Units on Tape and Reel
	LP3470IM5X-2.63	2.63	D25C	SOT23-5	3000 Units on Tape and Reel
	LP3470IM5-2.93	2.93	D26C	SOT23-5	1000 Units on Tape and Reel
	LP3470IM5X-2.93	2.93	D26C	SOT23-5	3000 Units on Tape and Reel
	LP3470IM5-3.08	3.08	D28C	SOT23-5	1000 Units on Tape and Reel
	LP3470IM5X-3.08	3.08	D28C	SOT23-5	3000 Units on Tape and Reel
–40°C to	LP3470IM5-3.65	3.65	D37C	SOT23-5	1000 Units on Tape and Reel
+85°C	LP3470IM5X-3.65	3.65	D37C	SOT23-5	3000 Units on Tape and Reel
	LP3470IM5-4.00	4.00	D29C	SOT23-5	1000 Units on Tape and Reel
	LP3470IM5X-4.00	4.00	D29C	SOT23-5	3000 Units on Tape and Reel
	LP3470IM5-4.38	4.38	D30C	SOT23-5	1000 Units on Tape and Reel
	LP3470IM5X-4.38	4.38	D30C	SOT23-5	3000 Units on Tape and Reel
	LP3470IM5-4.63	4.63	D31C	SOT23-5	1000 Units on Tape and Reel
	LP3470IM5X-4.63	4.63	D31C	SOT23-5	3000 Units on Tape and Reel

www.national.com

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-0.3V to +6V
-0.3V to +6V
10 mA
–20°C to +85°C

LP3470I	–40°C to +85°C
Junction Temperature (T _{Jmax})	125°C
Power Dissipation ($T_A = 25^{\circ}C$) (Note 2)	300 mW
θ _{JA} (Note 2)	280°C/W
Storage Temp. Range	–65°C to +150°C
Lead Temp. (Soldering, 5 sec)	260°C
ESD Rating (Note 3)	2 kV

Electrical Characteristics

Limits in standard typeface are for $T_J = 25^{\circ}C$, and limits in **boldface** type apply over the full operating temperature range, unless otherwise specified. $V_{CC} = +2.4V$ to +5.0V unless otherwise noted.

Symbol	Parameter	Conditions	Typ (Note 4)	Min (Note 5)	Max (Note 5)	Units
V _{cc}	Operating Voltage Range			0.5	5.5	V
I _{CC}	V _{CC} Supply Current	$V_{\rm CC} = 4.5 V$	16		30	μA
V _{RTH}	Reset Threshold Voltage (Note 6)	LP3470	V _{RTH}	0.99 V _{RTH} 0.99 V _{RTH}	1.01 V _{RTH} 1.01 V _{RTH}	
		LP3470I	V _{RTH}	0.99 V _{втн} 0.985 V _{втн}	1.01 V _{втн} 1.015 V _{втн}	V
V _{HYST}	Hysteresis Voltage (Note 7)		35	15	65	mV
t _{PD}	V _{CC} to Reset Delay	V _{CC} falling at 1 mV/µs	100		300	μs
t _{RP}	Reset Timeout Period (Note 8)	C ₁ = 1 nF	2	1.0	3.5	ms
V _{OL}	Reset Output Voltage Low	$V_{CC} = 0.5V; I_{OL} = 30 \ \mu A$ $V_{CC} = 1.0V; I_{OL} = 100 \ \mu A$ $V_{CC} = V_{RTH} -100 \ mV; I_{OL} = 4 \ mA$			0.1 0.1 0.4	V
R ₁	External Pull-up Resistor		20	0.68	68	kΩ
I _{LEAK}	Reset Output Leakage Current		0.15		1 6	μA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its operating conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (Maximum Junction Temperature), θ_{JA} (Junction to Ambient Thermal Resistance), and T_A (Ambient Temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: The Human Body Model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Note 4: Typical numbers are at 25°C and represent the most likely parametric norm.

Note 5: Min. and Max. limits in standard typeface are 100% production tested at 25°C. Min. and Max. limits in boldface are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 6: Factory-trimmed reset thresholds are available in 50 mV increments from 2.4V to 5.0V. Contact your National Semiconductor representative.


Note 7: V_{HYST} affects the relation between V_{CC} and $\overline{\text{Reset}}$ as shown in the timing diagram.


Note 8: t_{RP} is programmable by varying the value of the external capacitor (C₁) connected to pin SRT. The equation is: t_{RP} = 2000 x C₁ (C₁ in µF and t_{RP} in ms).

LP3470


Typical Operating Characteristics


 $T_A = +25^{\circ}C$, unless otherwise specified.






10001613






Normalized t_{RP} vs Temp.




Transient Rejection



10001606






Pin Description

Pin	Name	Function	
1	SRT	Set Reset Time-out Input. Connect a capacitor between this input and ground to select the Reset	
		Time-out period (t_{RP}). t_{RP} = 2000 x C ₁ (C ₁ in μ F and t_{RP} in ms). If no capacitor is connected,	
		leave this pin floating.	
2	GND	Ground pin.	
3	V _{CC1}	Always connect to pin V _{CC} (Pin 4).	
4	V _{CC}	Supply voltage, and reset threshold monitor input.	
5	Reset	Open-Drain, Active-Low reset output. Connect to an external pull-up resistor. Reset changes from	
		high to low whenever the monitored voltage (V_{CC}) drops below the reset threshold voltage (V_{RTH}).	
		Once V_{CC} exceeds V_{RTH} , Reset remains low for the reset timeout period (t_{RP}) and then goes high.	

Functional Block Diagram



LP3470

Application Information

RESET TIMEOUT PERIOD

The Reset Timeout Period ($t_{\rm RP}$) is programmable using an external capacitor (C₁) connected to pin SRT of LP3470. A Ceramic chip capacitor rated at or above 10V is sufficient. The Reset Timeout Period ($t_{\rm RP}$) can be calculated using the following formula:

$$t_{BP}$$
 (ms) = 2000 x C₁ (µF).

For example a C_1 of 100 nF will achieve a t_{RP} of 200 ms. If no delay due to t_{RP} is needed in a certain application, the pin SRT should be left floating.

RESET OUTPUT

In applications like microprocessor (μ P) systems, errors might occur in system operation during power-up, powerdown, or brownout conditions. It is imperative to monitor the power supply voltage in order to prevent these errors from occurring.

The LP3470 asserts a reset signal whenever the V_{CC} supply voltage is below a threshold (V_{RTH}) voltage. Reset is guaranteed to be a logic low for V_{CC} > 0.5V. Once V_{CC} exceeds the reset threshold, the reset is kept asserted for a time period (t_{RP}) programmed by an external capacitor (C₁); after this interval Reset goes to logic high. If a brownout condition occurs (monitored voltage falls below the reset threshold minus a small hysteresis), Reset goes low. When V_{CC} re-

Timing Diagram

turns above the reset threshold, $\overline{\text{Reset}}$ remains low for a time period t_{RP} before going to logic high.


PULL-UP RESISTOR SELECTION


The LP3470's Reset output structure is a simple open-drain N-channel MOSFET switch. A pull-up resistor (R₁) should be connected to $V_{\rm CC}$.

 R_1 should be large enough to limit the current through the output MOSFET (Q₁) below 10 mA. A resistor value of more than 680 Ω guarantees this. R_1 should also be small enough to ensure a logic high while supplying all the leakage current through the Reset pin. A resistor value of less than 68k Ω satisfies this condition. A typical pull-up resistor value of 20 k Ω is sufficient in most applications.

NEGATIVE-GOING V_{CC} TRANSIENTS

The LP3470 is relatively immune to short duration negativegoing V_{CC} transients (glitches). The Typical Operating Characteristics show the Maximum Transient Duration vs. Negative Transient Amplitude (graph titled Transient Rejection), for which reset pulses are not generated. This graph shows the maximum pulse width a negative-going V_{CC} transient may typically have without causing a reset pulse to be issued. As the transient amplitude increases (i.e. goes farther below the reset threshold), the maximum allowable pulse width decreases. A 0.1 µF bypass capacitor mounted close to V_{CC} provides additional transient immunity.





7

