

No.10029EBT09

Power Management Switch ICs for PCs and Digital Consumer Products

Power Switch IC for ExpressCard[™]

BD4154FV

Description

BD4154FV is a power management switch IC for the next generation PC card (ExpressCardTM) developed by the PCMCIA. It conforms to the PCMCIA ExpressCard[™] Standard, ExpressCard[™] Compliance Checklist, and ExpressCard[™] Implementation Guideline, and obtains the Compliance ID "EC100040" from PCMCIA. The power switch offers a number of functions - card detector, and system status detector - which are ideally suited for laptop and desktop computers.

Features

- 1) Incorporates three low on-resistance FETs for ExpressCard[™].
- 2) Incorporates an FET for output discharge.
- 3) Incorporates an enabler.
- 4) Incorporates under voltage lockout (UVLO) protection.
- 5) Employs an SSOP-B20 package.
- 6) Built-in thermal shutdown protector (TSD).
- 7) Built-in soft start function.
- 8) Incorporates an overcurrent protection (OCP).
- 9) Built-in enable signal for PLL
- 10) Built-in Pull up resistance for detecting ExpressCard[™]

- Conforms to the ExpressCardTM Standard.
 Conforms to the ExpressCardTM Compliance Checklist.
 Conforms to the ExpressCardTM Implementation Guideline.



Applications

Laptop and desktop computers, and other ExpressCard[™] equipped digital devices.

Product Lineup

Parameter	BD4154FV
Package	SSOP-B20

"ExpressCardTM" is a registered trademark registered of the PCMCIA (Personal Computer Memory Card International Association).

Absolute Maximum Ratings

Parameter	Symbol	Limit	Unit
Input Voltage	V3AUX_IN, V3_IN, V15_IN	-0.3~5.0 ^{*1}	V
Logic Input Voltage 1	EN,CPPE#,CPUSB#,SYSR, PERST_IN#,RCLKEN	-0.3~V3AUX_IN+0.3 ^{*1}	V
Logic Output Voltage 1	RCLKEN	-0.3~V3AUX_IN+0.3 ^{*1}	V
Logic Output Voltage 2	PERST#	-0.3~V3AUX_IN+0.3	V
Output Voltage	V3AUX,V3, V15	-0.3~5.0 * ¹	V
Output Current 1	IOV3AUX	1.0	А
Output Current 2	IOV3	2.0	А
Output Current 3	IOV15	2.0	А
Power Dissipation 1	Pd1	500.0 ^{*2}	mW
Power Dissipation 2	Pd2	812.5 ^{*3}	mW
Operating Temperature Range	Topr	-40~+100	°C
Storage Temperature Range	Tstg	-55~+150	°C
Maximum Junction Temperature	Tjmax	+150	°C

*1 Not to exceed Pd.

*2 Reduced by 4.0mW for each increase in Ta of 1°C over 25°C *3 Reduced by 6.5mW for each increase in Ta of 1°C over 25°C(When mounted on a board 70mmx70mmx1.6mm Glass-epoxy PCB)

Operating Conditions (Ta=25°C)

Parameter	Symbol	MIN	MAX	Unit
Input Voltage 1	V3AUX_IN	3.0	3.6	V
Input Voltage 2	V3_IN	3.0	3.6	V
Input Voltage 3	V15_IN	1.35	1.65	V
Logic Input Voltage 1	EN	-0.3	3.6	V
Logic Input Voltage 2	CPPE#,CPUSB#,SYSR, PERST_IN#,RCLKEN	0	V3AUX_IN	V
Logic Output Voltage 1	RCLKEN	0	V3AUX_IN	V
Logic Output Voltage 2	PERST#	0	V3AUX_IN	V
Output Current 1	IOV3AUX	0	275	mA
Output Current 2	IOV3	0	1.3	А
Output Current 3	IOV15	0	650	mA

* This product is not designed to offer protection against radioactive rays.

●Electrical Characteristics (unless otherwise noted, Ta=25°C VEN=3.3V V3AUX_IN =V3_IN=3.3V,V15_IN=1.5V)

Parameter Symbol MN TYP MAX Office Outnotion (China (China)) Bias Current 1 10:1 - 120 250 µA VENNU(Voltage) Bias Current 2 16:2 - 250 500 µA VSYSR=3V Bias Current 1 10:1 - 250 500 µA VSYSR=3V Bias Current 2 VENLW 2.0 - 5.5 V Low Level Enable Input Voltage VENLW 0.2 - 0.8 V Low Level Logic Input Voltage VLLW 2.0 - - V Low Level Logic Input Voltage VLLW 2.0 - - V Logic Pin Input Current ISYSR - 0 1 µA CPPE#=36V Logic Pin Input Current ISYSR - 0 1 µA CPUSB#=6V IPRT_IN# - 0 1 µA SYSR=3.6V Logic Pin Input Current <th>Deremeter</th> <th>Symbol</th> <th>Sta</th> <th>ndard Va</th> <th>lue</th> <th>Lloit</th> <th>Condition</th>	Deremeter	Symbol	Sta	ndard Va	lue	Lloit	Condition
Slandby Current IST - 40 80 μA VENeW (Include IEN, IRCLKEN) Bias Current 1 Ioc1 120 250 μA VSYSR=0.3V Enable Impl. Level Enable Input Voltage VENHI 2.0 5.5 V Low Level Enable Input Voltage VENHI 2.0 5.5 V Logic Input Voltage VENHI 2.0 - 5.5 V Logic Input Voltage VENHI 2.0 - 5.5 V Logic Input Voltage VLLIW - 0.8 V 0.8 V Low Level Logic Input Voltage VLLIW - 0.8 V 0.8 V Logic Pin Input Current ISYSR - 0 1 µA CPUEB#-3.6V ICPUS## - 0 1 µA SYSR=0V ICPUS## - 0 1 µA SYSR=0V ICPUS## - 0 <	Parameter	Symbol	MIN	TYP	MAX	Unit	Condition
Bias Current 1 Ico1 - 120 250 μ/A VSYSR=0V Bias Current 2 Icc2 - 250 500 μ/A VSYSR=0V Enable] Incol 2 - 250 500 μ/A VSYSR=0.3V Enable Pin Input Current IEN 10 - 5.5 V Logic] Low Level Enable Input Voltage VLHI 2.0 - - V Logic] Logic Input Voltage VLHI 2.0 - - V Logic Input Voltage VLHI 2.0 - - V Logic Pin Input Current ICPUSB# - 0 1 μ/A CPUSB#-36V ISYSR 10 - 30 μ/A SYSR=0V Logic Pin Input Current IRCLKEN - 0 1 μ/A SYSR=0V Logic Pin Input Current IRCLKEN - 0 1 μ/A SYSR=0V Logic Pin Input Current </td <td>Standby Current</td> <td>IST</td> <td>-</td> <td>40</td> <td>80</td> <td>μA</td> <td>VEN=0V (Include IEN, IRCLKEN)</td>	Standby Current	IST	-	40	80	μA	VEN=0V (Include IEN, IRCLKEN)
Bits Current 2 [lcc2 - 250 500 μA VSYSR=3.3V [Enable] Inpl. Level Enable Input Voltage VENI-U 2.0 - 5.5 V [Low Level Enable Input Voltage VENI-U 2.0 - 0.8 V [Logic] High Level Engic Input Voltage VLH 2.0 - 0.8 V [Low Level Logic Input Voltage VLH 2.0 - - 0.8 V [Low Level Logic Input Voltage VLH 2.0 - - 0.8 V [Logic Pin Input Current [CPPE# 10 - 30 μA CPPE#=3.6V [IPRT_IN# - 0 1 μA CPUSB#=0V - Logic Pin Input Current ISYSR - 0 1 μA CPUSB#=0V IlRCLKEN - 0 1 μA PERST_IN#=5.0V - IRCLKEN Low Voltage VRCLKEN - 0.1 0.3 μA RCLKEN=0.5mA	Bias Current 1	Icc1	-	120	250	μA	VSYSR=0V
Enable VEN 2.0 - 5.5 V High_tevel Enable Input Voltage VENL0 0.2 - 0.8 V Enable Pin Input Current IEN 10 - 0.8 V Logic] Lucy Level Enable Input Voltage VLH 2.0 - - V Logic Input Voltage VLH 2.0 - - V V Logic Input Voltage VLH 2.0 - - V V Logic Input Voltage VLLOW - 0 1 µA CPPE#=3.6V Logic Pin Input Current ICPUSB# - 0 1 µA SYSR=0V IgRLKEN - 0 1 µA SYSR=0V PERST_IN#=3.6V IgRLKEN - 0 1 µA PERST_IN#=3.6V IgRLKEN - 0 1 µA PERST_IN#=3.6V IgRLKEN - 0 1 µA RCLKEN RCLKEN	Bias Current 2	lcc2	-	250	500	μA	VSYSR=3.3V
Law Level Enable Input Voltage VENHI 2.0 - 5.5 V Low Level Enable Input Voltage VENLOW -0.2 - 0.8 V Logic Input Voltage VENLOW 10 - 0.8 V Logic Input Voltage VLLOW - - 0.8 V Low Level Logic Input Voltage VLLOW - - 0.8 V Low Level Logic Input Voltage VLLOW - - 0.8 V Logic Pin Input Current ICPPE# - 0 1 µA CPPE#=36V Logic Pin Input Current ICPUSB# - 0 1 µA CPUSB#=0V Logic Pin Input Current IRCLKEN 10 - 30 µA PERST_IN#=30V IPRT_IN# - 0 1 µA RCLKEN-36V PERST_IN#=30V RCLKEN Loak Current IRCLKEN - 1 µA RCLKEN-36V RCLKEN Loak Current IRCLKEN - 1 µA						P	
Instruction Instruction Instruction Instruction Enable Pin Input Current IEN 10 - 3.3 V Enable Pin Input Current IEN 10 - 3.3 V High Level Logic Input Voltage VLHI 2.0 - - V Low Level Logic Input Voltage VLHI 2.0 - - V Low Level Logic Input Voltage VLHI 2.0 - - V Low Level Logic Input Voltage VLLOW - 0 1 µA CPPE#=3.6V Logic Pin Input Current ICPUSB# - 0 1 µA CPUSB#=3.6V IPRT_IN# - 0 1 µA CPUSB#=3.6V IN=2.0V IRCLKEN IRCLKEN - 0.1 1.0 A SYSR=0V IRCLKEN Low Voltage VRCLKEN - 0.1 0.3 V RCLKEN=0.5MA RCLKEN Leak Current IRCLKEN - 1.1 PA RCLKEN=0.5KA	High Level Enable Input Voltage		20		55	V	
Low Level Endole Injuit Voltage VelicUv -0.2 - 0.8 V Logic Input Voltage VII 2.0 - 0.8 V High Level Logic Input Voltage VILOW - - 0.8 V Low Level Logic Input Voltage VLLOW - - 0.8 V Logic Din Input Current ICPPE# 0 1 µA CPPE#=3.6V Logic Pin Input Current ICPUSB# - 0 1 µA CPUSB#=5.6V Logic Pin Input Current ISYSR - 0 1 µA SYSR=36V IBRT_IN# - 0 1 µA PERST_IN#=3.6V IRCLKEN - 0 1 µA PERST_IN#=3.6V IRCLKEN - 0 1 µA RCLKEN=3.6V RCLKEN Low Voltage VRCLKEN - 1 µA RCLKEN=3.6V RCLKEN Low Voltage VRCLKEN - 1 µA VRCLKEN=3.6SV Switch V3UX			2.0	-	0.0	V	
Enable Ph Input Current IEN 10 - 30 μA VENEOV High Level Logic Input Voltage VLHI 2.0 - - 0.8 V Low Level Logic Input Voltage VLHU - 0.8 V Low Level Logic Input Voltage VLHUOW - 0.1 μA CPUSB#=0V Logic Pin Input Current ICPPE# 10 - 30 μA CPUSB#=36V Logic Pin Input Current IPRT_IN# - 0 1 μA SYSR=3V IPRT_IN# - 0 1 μA SYSR=3V - IPRT_IN# - 0 1 μA PERST_IN#=0V - RCLKEN Low Voltage VRCLKEN - 0.1 0.3 V IRCLKEN=3.6V Switch V3AUX TipECKEN - 0.1 0.3 V IRCLKEN=3.6V Switch V3D TipECKEN - 0.1 0.3 V IRCLKEN=3.6SV Switch V3D TipECKEN <	Low Level Enable input voltage	VENLOW	-0.2	-	0.8	V	
Logic July Collage VLHI 2.0 - - V Low Level Logic Input Voltage VLLOW - - 0.8 V Low Level Logic Input Voltage VLLOW - - 0.8 V Low Level Logic Input Voltage VLLOW - 0 1 µA CPPE#-3.6V Logic Pin Input Current ICPUSB# - 0 1 µA SYSR-3.6V Logic Pin Input Current ISYSR - 0 1 µA SYSR-3.6V IPRT_IN# - 0 1 µA SYSR-3.6V ISYSR RCLKEN Low Voltage VRCLKEN - 0.1 µA PERST_IN#=-0V RCLKEN Low Voltage VRCLKEN - 0.1 µA VREXEN>3.6V RCLKEN Low Voltage VRCLKEN - 0.1 0.3 V IRCLKEN=3.6V Switch V33U - - 120 220 mQ Tj=10~100*C * Discharge On Resistance Rv_aDis - <	Enable Pin Input Current	IEN	10	-	30	μA	VEN=0V
High Level Logic Input Voltage VLHI 2.0 - - V Low Level Logic Input Voltage VLLIW - 0.8 V Low Level Logic Input Voltage VLLIW - 0.8 V Logic Pin Input Current ICPPE# - 0 1 µA CPPE#=0V Logic Pin Input Current ISYSR 10 - 30 µA CPPE#=0V ISYSR 10 - 30 µA SYSR=0V IPRT_IN# 0 1 µA SYSR=0V IRCLKEN - 0 1 µA PERST_IN#=36V IRCLKEN Low Voltage VRCLKEN - 0 1 µA RCREN=0V Solich V3AUXJ - 10 - 30 µA RCLKEN=0V Switch V3AUXJ - 120 220 mQ Tj=-10~100°C * Discharge On Resistance RvpEix - 42 90 mQ Tj=-10~100°C * Discharge On Resistance	[Logic]						
Low Level Logic Input Voltage VLLOW - - 0.8 V Lop Level Logic Input Current ICPPE# - 0 1 µA CPPE#=3.6V Logic Pin Input Current ICPUSB# - 0 1 µA CPUSB#=3.6V Logic Pin Input Current ISYSR - 0 1 µA CPUSB#=3.6V IPRT_IN# - 0 1 µA SYSR=3.6V IRCLKEN - 0 1 µA SYSR=0V IRCLKEN - 0 1 µA PERST_IN#=3.6V IRCLKEN - 0 1 µA PERST_IN#=0V RCLKEN Low Voltage VRCLKEN - 0 1 µA RCLKEN=0V RCLKEN Low Voltage VRCLKEN - 120 220 mΩ Tj=-10~100°C * Discharge On Resistance Rv3 - 120 220 mΩ Tj=-10~100°C * Discharge On Resistance Rv15 - 45 90	High Level Logic Input Voltage	VLHI	2.0	-	-	V	
ICPPE# - 0 1 μA CPPE#=0V ICPUSB# - 0 1 μA CPUSB#=0V ICPUSB# - 0 1 μA CPUSB#=0V ISYSR 10 - 30 μA CPUSB#=0V ISYSR - 0 1 μA SYSR=0V IPRT_IN# - 0 1 μA SYSR=0V IRCLKEN - 0 1 μA SYSR=0V IRCLKEN - 0 1 μA SYSR=0V IRCLKEN - 0 1 μA SYSR=36V Switch V3U3 - 0.1 0.3 V IRCLKEN=36V Switch V3 - - 120 220 mQ Tj=-10~100°C * Discharge On Resistance RV3UX - 42 90 mQ Tj=-10~100°C * Discharge On Resistance RV3D - 45 90 mQ Tj=-10~100°C *	Low Level Logic Input Voltage	VLLOW	-	-	0.8	V	
Interface Interface <thinterface< th=""> <thinterface< th=""> <th< td=""><td></td><td>ICPPF#</td><td>-</td><td>0</td><td>1</td><td>μA</td><td>CPPE#=3.6V</td></th<></thinterface<></thinterface<>		ICPPF#	-	0	1	μA	CPPE#=3.6V
Logic Pin Input Current ICPUSB# - 0 1 μA CPUSB#-3.6V Logic Pin Input Current ISYSR - 0 1 μA SYSR-3.6V ISYSR 10 - 30 μA SYSR-3.6V IPRT_IN# 10 - 30 μA SYSR-3.6V IPRT_IN# - 0 1 μA SYSR-3.6V RCLKEN Low Voltage VRCLKEN - 0 1 μA RCLKEN-3.6V RCLKEN Low Voltage VRCLKEN - 0.1 0.4 PERST_IN#=3.6V Switch V3AUX] - 0.1 0.3 ψA PERST_IN#=3.6V Switch V3I - 100 - 30 μA SVELKEN=0.0V On Resistance Rv3AUX - 120 200 mD Tj=-10~100°C * Discharge On Resistance Rv3 - 45 90 mD Tj=-10~100°C * Discharge On Resistance Rv15 - 60 150			10	-	30	μA	CPPE#=0V
ICPUSE# 10 - 30 μA CPUSE#=0V Logic Pin Input Current ISYSR - 0 1 μA SYSR=3.6V IPRT_IN# - 0 1 μA PERST_IN#=3.6V IPRT_IN# - 0 1 μA PERST_IN#=3.6V IRCLKEN - 0 1 μA PERST_IN#=3.6V RCLKEN Low Voltage VRCLKEN - 0 1 μA RCLKEN=0V RCLKEN Low Voltage VRCLKEN - 0.1 0.3 V RCLKEN=0V RCLKEN Low Voltage RCLKEN - 120 220 mQ T[p=10~100"C * Isotarge On Resistance R _{V3M} - 120 220 mQ T[p=10~100"C * Switch V13 On Resistance R _{V15} - 60 150 Ω V3 Over Current OCP _{V36} 1.3 - - A V3 Over Current OCP _{V36} 0.65 - A			-	0	1	μA	CPUSB#=3.6V
		ICPUSB#	10	-	30	μA	CPUSB#=0V
Logic Pin Input Current ISYSR 10 - 30 μA SYSR=0V IPRT_IN# - 0 1 μA PERST_IN#=0V IRCLKEN - 0 1 μA PERST_IN#=0V RCLKEN Low Voltage VRCLKEN - 0.1 μA RCLKEN=0V RCLKEN Leak Current IRCLKEN - 1 μA RCLKEN=0V Switch V3AUX - 120 220 mQ Tj=10~100°C * Discharge On Resistance R _{V3AUX} - 120 220 mQ Tj=10~100°C * On Resistance R _{V3AUX} - 120 220 mQ Tj=10~100°C * Discharge On Resistance R _{V3} - 42 90 mQ Tj=10~100°C * Discharge On Resistance R _{V15} - 45 90 mQ Tj=10~100°C * On Resistance R _{V15} - 45 90 mQ Tj=10~100°C * Orecurrent OCP _{V3} 1.3 -			-	0	1	μA	SYSR=3.6V
IPRT_IN# - 0 1 μA PERST_IN#=3.6V IPRT_IN# 10 - 30 μA PERST_IN#=0V IRCLKEN - 0 1 μA PERST_IN#=0V RCLKEN Leak Current IRCLKEN - 0.1 0.3 μA RCLKEN=0V CLKEN Leak Current IRCLKEN - 0.1 0.3 V IRCLKEN=0.5mA Solicharge On Resistance Rv3AUX - 120 220 mQ Tj=10~100°C * Discharge On Resistance Rv3 - 42 90 mQ Tj=-10~100°C * Discharge On Resistance Rv15 - 45 90 mQ Tj=-10~100°C * Discharge On Resistance Rv15 - 45 90 mQ Tj=-10~100°C * Discharge On Resistance Rv16 - 45 90 mQ Tj=-10~100°C * Oscharge On Resistance Rv16 - 45 90 mQ Tj=-10~100°C * Oscharge On Resistance<	Logic Pin Input Current	ISYSR	10	-	30	uA	SYSR=0V
IPRT_IN# 10 - 30 μA PERST_IN#=0V IRCLKEN - 0 1 μA PERST_IN#=0V RCLKEN Low Voltage VRCLKEN - 0.1 0.30 μA RCLKEN=3.6V RCLKEN Leak Current IRCLKEN - 0.1 0.3 V IRCLKEN=0.5mA CKEN Leak Current IRCLKEN - 1.1 μA VRCLKEN=0.5mA Conf Resistance Rv3AUX - 120 220 mQ Tj=-10~100°C * Discharge On Resistance Rv3AUX - 120 220 mQ Tj=-10~100°C * Switch V13] On Resistance Rv15 - 42 90 mQ Tj=-10~100°C * Order Current Protection] V3 - 45 90 mQ Tj=-10~100°C * Order Current Protection] V3 - A V3 Over Current Protection] V3 0.275 - A V3 Over Current <td></td> <td></td> <td>-</td> <td>0</td> <td>1</td> <td>υA</td> <td>PERST_IN#=3.6V</td>			-	0	1	υA	PERST_IN#=3.6V
ID - 00 - 00 1 P/1 PLICK_INTERVENT IRCLKEN - 0 1 0 RCLKEN RCLKEN=0V RCLKEN Leak Current IRCLKEN - 0.1 0.3 V RCLKEN=0.56V Switch V3AUX] - 1.20 220 mQ Tj=-10~00°C * Discharge On Resistance Rv3AUX - 1.20 220 mQ Tj=-10~100°C * Discharge On Resistance Rv3 - 4.2 90 mQ Tj=-10~100°C * Discharge On Resistance Rv3 - 4.2 90 mQ Tj=-10~100°C * Discharge On Resistance Rv15 - 60 150 Ω 0 On Resistance Rv15 - 45 90 mQ Tj=-10~100°C * Discharge On Resistance Rv15 - 45 90 mQ Tj=-10~100°C * Or ecurrent Protection V15 - 60 150 Ω 0		IPRT_IN#	10	-	30	11A	PERST IN#=0\/
IRCLKEN - 0 I μ/A RCLKEN-0.90 RCLKEN Low Voltage VRCLKEN - 0.1 0.3 V IRCLKEN=0.5mA RCLKEN Leak Current IRCLKEN - 1 μA VRCLKEN=3.65V Switch V3AUX] - 120 220 mΩ Tj=-10~100°C * Discharge On Resistance R _{V3AUX} - 120 220 mΩ Tj=-10~100°C * Discharge On Resistance R _{V3} - 42 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Or Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Or Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Or Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Uover Cur			10	0	1	μΔ	
RCLKEN Low Voltage VRCLKEN - 0.1 0.3 V IRCLKEN=0.5mA RCLKEN Leak Current IRCLKEN - 1 μ A VRCLKEN=0.5mA Switch V3AUX] - 120 220 mΩ Tj=-10~100°C * Discharge On Resistance Rv _{JAUX} Dis - 60 150 Ω Discharge On Resistance Rv _{JAUX} Dis - 60 150 Ω Discharge On Resistance Rv _{JB} Dis - 60 150 Ω Discharge On Resistance Rv _{JB} Dis - 60 150 Ω On Resistance Rv _{HB} Dis - 60 150 Ω Discharge On Resistance Rv _{HB} Dis - 60 150 Ω OVer Current OCPv3 1.3 - - A V3AUX Over Current OCPv3 1.3 - - A V15 Over Current OCPv3 1.3 - - A V3AUX Over Current OCPv3 <td></td> <td>IRCLKEN</td> <td>-</td> <td>0</td> <td>20</td> <td>μΛ</td> <td>RCLKEN-3.0V</td>		IRCLKEN	-	0	20	μΛ	RCLKEN-3.0V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			10	-	30	μΑ	
RCLKEN Leak Current IRCLKEN - 1 μA VRCLKEN=3.65V On Resistance R _{V3AUX} - 120 220 mΩ Tj=-10~100°C * Discharge On Resistance R _{V3AUX} - 60 150 Ω [Switch V3] - 42 90 mΩ Tj=-10~100°C * On Resistance R _{V3} - 42 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * On Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Other Current Protection - - A - A V3 Over Current OCP _{V3AUX} 0.275 - - A V15 Over Current OCP _{V3AUX} 0.270 2.80 2.90 V sweep up V3_IN UVLO OFF Voltage VUVLO _{V3,IN} 5	RCLKEN LOW Voltage	VRCLKEN	-	0.1	0.3	V	IRCLKEN=0.5MA
[Switch V3AUX] Consistance R _{V3AUX} - 120 220 mΩ Tj=-10~100°C * Discharge On Resistance R _{V3AUX} - 60 150 Ω [Switch V3] - 42 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V3} - 42 90 mΩ Tj=-10~100°C * [Switch V15] - 60 150 Ω - - A [Switch V15] - 45 90 mΩ Tj=-10~100°C * - [Switch V15] - 60 150 Ω - - A [Over Current Protection] - 60 150 Ω - - A V3 Over Current OCP _{V3AUX} 0.275 - - A - V3 Over Current OCP _{V15} 0.65 - - A - V3 IN UVLO OFF Voltage VUVLO _{V3AUX} 50 100 150 mV Sweep down - </td <td>RCLKEN Leak Current</td> <td>IRCLKEN</td> <td>-</td> <td>-</td> <td>1</td> <td>μA</td> <td>VRCLKEN=3.65V</td>	RCLKEN Leak Current	IRCLKEN	-	-	1	μA	VRCLKEN=3.65V
On Resistance R _{V3AUX} - 120 220 mΩ Tj=-10~100°C * Discharge On Resistance R _{V3AUX} - 60 150 Ω On Resistance R _{V3} - 42 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 60 150 Ω Switch V15] On Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * On Resistance R _{V16} - 45 90 mΩ Tj=-10~100°C * Oscharge On Resistance R _{V16} - 45 90 mΩ Tj=-10~100°C * Other Current OCP _{V30} 1.3 - - A V3 Over Current OCP _{V30} 0.275 - - A V3LX Over Current OCP _{V30} 2.70 2.80 2.90 V sweep up	[Switch V3AUX]	1	1				
Discharge On Resistance R _{V3AUX} Dis - 60 150 Ω [Switch V3] - 60 150 Ω Tj=-10~100°C * Discharge On Resistance Rv3Dis - 60 150 Ω [Switch V15] - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance Rv15 - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance Rv15 - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance Rv15 - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance Rv15 - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance Rv15 0.25 - A V30VCr Current OCPv3 1.3 - - A V15 Over Current OCPv3 0.250 1.00 150 mV sweep up V3AUX_IN UVLO OFF Voltage VUVLOv3_NN	On Resistance	R _{V3AUX}	-	120	220	mΩ	Tj=-10~100°C *
[Switch V3] On Resistance R _{V3} - 42 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 60 150 Ω [Switch V15] On Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 60 150 Ω [Over Current Protection] V3 Over Current OCP _{V3} 1.3 A V3 Over Current OCP _{V3} 0.275 - A V3 Over Current OCP _{V15} 0.65 - A V15 Over Current OCP _{V15} 0.65 - A [Under Voltage Lockout] V3_IN UVLO OFF Voltage VUVLO _{V3_IN} 2.70 2.80 2.90 V sweep up V3_IN UVLO OFF Voltage VUVLO _{V3_IN} 50 100 150 mV sweep down V3_UVLO OFF Voltage VUVLO _{V3_IN} 50 100 150 mV sweep down V3_UVLO OFF Voltage VUVLO _{V3_IN} 1.15 1.20 1.25 V sweep up V15_IN UVLO OFF Voltage <u>VUVLO_{V3_IN}</u> 1.15 1.20 1.25 V sweep up V15_IN UVLO OFF Voltage <u>VUVLO_{V3_IN}</u> 50 100 150 mV sweep down V15_IN UVLO OFF Voltage <u>VUVLO_{V3_IN}</u> 2.70 2.80 3.000 V Sweep up V3_AUX_IN UVLO OFF Voltage <u>VUVLO_{V3_IN}</u> 1.15 1.20 1.25 V sweep up V15_IN UVLO OFF Voltage <u>VUVLO_{V3_IN}</u> 50 100 150 mV sweep down V15_IN UVLO OFF Voltage <u>VUVLO_{V3_IN}</u> 3.0 100 150 mV sweep down V15_IN UVLO OFF Voltage <u>VUVLO_{V3_IN}</u> 3.0 V PERST# LOW VOItage <u>VPERST#_{HIGH}</u> 3.0 V PERST# HIGH Voltage <u>VPERST#_{HIGH}</u> 3.0 V PERST# LOW Voltage <u>VPERST#_{HIGH}</u> 3.0 V PERST# LOW Voltage <u>VPERST#_{HIGH}</u> 3.0 V PERST# HIGH Voltage <u>VPERST#_{HIGH}</u> 3.0 V PERST# LOW Voltage <u>VPERST#_{HIGH}</u> 3.0 V PERST# HIGH Voltage <u>VPERST#_{HIGH}</u> 3.0 V PERST# LOW Voltage <u>VPERST#_{HIGH}</u> 3.0 Z SOU ms <u>V3_IN to V3</u> <u>Tv3</u> 0.1 - 3 ms V3_IN to V3 <u>Tv3</u> 0.1 - 3 ms	Discharge On Resistance	R _{V3AUX} Dis	-	60	150	Ω	
On Resistance R _{V3} - 42 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 60 150 Ω [Switch V15] 0 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance R _{V15} - 60 150 Ω Tj=-10~100°C * Discharge On Resistance R _{V15} - 60 150 Ω Tj=-10~100°C * Discharge On Resistance R _{V15} Dis - 60 150 Ω Tj=-10~100°C * Jos Over Current OCP _{V3} Dis 1.3 - - A V3AUX Over Current OCP _{V3AUX} 0.275 - A V15 Over Current OCP _{V15} Dis 0.65 - A IUnder Voltage Lockout] V2VULO _{V3,IN} 2.70 2.80 2.90 V sweep down V3AUX_IN Hysteresis Voltage	[Switch V3]						
Discharge On Resistance Rv3Dis - 60 150 Ω [Switch V15] - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance Rv15 - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance Rv15Dis - 60 150 Ω [Over Current Protection] V3DVer Current OCPv3 1.3 - - A V3AUX Over Current OCPv3 0.65 - - A	On Resistance	R _{V3}	-	42	90	mΩ	Tj=-10∼100°C *
	Discharge On Resistance	R _{v3} Dis	-	60	150	Ω	
On Resistance R_{V15} - 45 90 mΩ Tj=-10~100°C * Discharge On Resistance R_{V15} Dis - 60 150 Ω IOver Current Protection]	[Switch V15]						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	On Resistance	R _{V15}	-	45	90	mΩ	Tj=-10~100°C *
Cover Current Protection] VXUSUE Image of the second sec	Discharge On Resistance	R _{V15} Dis	-	60	150	0	, , , , ,
Loss outset DCP _{V3} 1.3 - - A V3 Over Current OCP _{V3AUX} 0.275 - - A V3 Over Current OCP _{V15} 0.65 - - A V15 Over Current OCP _{V15} 0.65 - - A Under Voltage Lockout] - - A - V3_IN Hysteresis Voltage VUVLOv3_N 2.70 2.80 2.90 V sweep up V3AUX_IN UVLO OFF Voltage VUVLOv3_N 2.70 2.80 2.90 V sweep down V3AUX_IN Hysteresis Voltage VUVLOV3_AUX_N 2.70 2.80 2.90 V sweep down V15_IN UVLO OFF Voltage VUVLOV3_AUX_N 2.70 2.80 2.90 V sweep down V15_IN UVLO OFF Voltage VUVLOV3_AUX_N 50 100 150 mV sweep down V15_IN Hysteresis Voltage VUVLOV15_IN 50 100 150 mV sweep down IPOWER GOOD PGv3	[Over Current Protection]						
No Kor Guint OCH v3 1.0 A V3AUX Over Current OCP _{V3AUX} 0.275 - A V15 Over Current OCP _{V15} 0.65 - A [Under Voltage Lockout] V Sweep up Sweep up V3_IN UVLO OFF Voltage VUVLO _{V3_IN} 50 100 150 mV sweep down V3AUX_IN UVLO OFF Voltage VUVLO _{V3_IN} 50 100 150 mV sweep down V3AUX_IN UVLO OFF Voltage VUVLO _{V3_IN} 50 100 150 mV sweep down V3AUX_IN Hysteresis Voltage //VUVLO _{V15_IN} 50 100 150 mV sweep down V15_IN UVLO OFF Voltage //UVLO _{V15_IN} 50 100 150 mV sweep down V15_IN Hysteresis Voltage //UVLO _{V15_IN} 50 100 150 mV sweep down V3AUX POWER GOOD PG _{V3} 2.700 2.850 3.000 V V3AUX POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 <	V3 Over Current	OCP.	13	_	_	Δ	
VISOX Over Current OCF V3AUX 0.213 - A V15 Over Current OCP _{V15} 0.65 - - A [Under Voltage Lockout] VUVLOV3_IN 2.70 2.80 2.90 V sweep up V3_IN Hysteresis Voltage ∠/UVLOV3_IN 50 100 150 mV sweep down V3AUX_IN UVLO OFF Voltage VUVLOV3AUX_IN 2.70 2.80 2.90 V sweep down V3AUX_IN UVLO OFF Voltage VUVLOV3AUX_IN 2.70 2.80 2.90 V sweep down V15_IN UVLO OFF Voltage VUVLOV3_IN 50 100 150 mV sweep down V15_IN UVLO OFF Voltage VUVLOV15_IN 1.15 1.20 1.25 V sweep down V15_IN Hysteresis Voltage ∠/VUVLOV15_IN 50 100 150 mV sweep down V3_DWER GOOD PGv3a 2.700 2.850 3.000 V V3AUX POWER GOOD PGv3AUX 2.700 2.850 3.000 V	V3ALIX Over Current		0.275			^	
VIS OVER Culterint OUP V15 0.03 - - A [Under Voltage Lockout] V3_IN UVLO OFF Voltage VUVLO _{V3,IN} 2.70 2.80 2.90 V sweep up V3_IN Hysteresis Voltage _/VUVLO _{V3,IN} 50 100 150 mV sweep down V3AUX_IN UVLO OFF Voltage _/VUVLO _{V3AUX_IN} 2.70 2.80 2.90 V sweep down V3AUX_IN UVLO OFF Voltage _/UVULO _{V3AUX_IN} 2.70 2.80 2.90 V sweep up V3AUX_IN UVLO OFF Voltage _/UUVLO _{V3AUX_IN} 50 100 150 mV sweep down V3LSUP _/UVLO _{V15_IN} 50 100 150 mV sweep down V15_IN Hysteresis Voltage _/UVULO _{V15_IN} 50 100 150 mV sweep down V15_IN Hysteresis Voltage _/UVULO _{V15_IN} 50 100 150 mV sweep down V3AUX POWER GOOD PG _{V3} 2.700 2.850 3.000 V V3AUX POWER GOOD V	V15 Over Current		0.275	-	-		
Iter Voltage Lockodij VVULO V3_IN 2.70 2.80 2.90 V sweep up V3_IN Hysteresis Voltage ∠/VUVLO _{V3_IN} 50 100 150 mV sweep up V3AUX_IN UVLO OFF Voltage VUVLO _{V3AUX_IN} 2.70 2.80 2.90 V sweep up V3AUX_IN Hysteresis Voltage ∠/VUVLO _{V3AUX_IN} 2.70 2.80 2.90 V sweep up V3AUX_IN Hysteresis Voltage ∠/VUVLO _{V3AUX,IN} 50 100 150 mV sweep down V15_IN UVLO OFF Voltage ∠/VUVLO _{V15_IN} 1.15 1.20 1.25 V sweep down V15_IN Hysteresis Voltage ∠/VUVLO _{V15_IN} 1.15 1.20 1.25 V sweep down V3 POWER GOOD ∠/VUVLO _{V15_IN} 50 100 150 mV sweep down V3AUX POWER GOOD Voltage PG _{V3} 2.700 2.850 3.000 V V V3AUX POWER GOOD Voltage PG _{V35} 1.200 1.275 1.350 V PERST#LOW Voltage VPERST#Low - 0.1 0.3 V IPERST#OL <td< td=""><td></td><td>UCFV15</td><td>0.05</td><td>-</td><td>-</td><td>A</td><td></td></td<>		UCFV15	0.05	-	-	A	
V3_IN_UVLO_OFF_Voltage VUVLO _{V3_IN} 2.70 2.80 2.90 V sweep up V3_IN_Hysteresis Voltage $\angle VUVLO_{V3_IN}$ 50 100 150 mV sweep down V3AUX_IN_UVLO_OFF_Voltage VUVLO_{V3AUX_IN} 2.70 2.80 2.90 V sweep up V3AUX_IN_Hysteresis Voltage $\angle VUVLO_{V3AUX_IN}$ 50 100 150 mV sweep up V15_IN_UVLO_OFF_Voltage $\angle VUVLO_{V15_IN}$ 1.15 1.20 1.25 V sweep down V15_IN_UVLO_OFF_Voltage $\angle VUVLO_{V15_IN}$ 1.15 1.20 1.25 V sweep down V15_IN_UVLO_OFF_Voltage $\angle VUVLO_{V15_IN}$ 50 100 150 mV sweep down V3_DWER_GOOD $\angle VUVLO_{V15_IN}$ 50 100 150 mV sweep down V3_POWER_GOOD_Voltage PG_{V3} 2.700 2.850 3.000 V V V3AUX_POWER_GOOD_Voltage PG_{V15} 1.200 1.275 1.350 V IPERST# PERST# LOW Voltage VPERST#LOW - 0.1 0.3 <td></td> <td>141140</td> <td>0.70</td> <td>0.00</td> <td>0.00</td> <td></td> <td></td>		141140	0.70	0.00	0.00		
V3_IN Hysteresis Voltage ∠VUVLOV3_IN 50 100 150 mV sweep down V3AUX_IN UVLO OFF Voltage VUVLOV3AUX_IN 2.70 2.80 2.90 V sweep up V3AUX_IN Hysteresis Voltage ∠/VUVLOV3AUX_IN 50 100 150 mV sweep down V15_IN UVLO OFF Voltage VUVLOV3AUX_IN 50 100 150 mV sweep down V15_IN Hysteresis Voltage ∠/VUVLOV15_IN 50 100 150 mV sweep down V15_IN Hysteresis Voltage ∠/VUVLOV15_IN 50 100 150 mV sweep down V15_IN Hysteresis Voltage ∠/VUVLOV15_IN 50 100 150 mV sweep down V15_IN Hysteresis Voltage ∠/VUVLOV15_IN 50 100 150 mV sweep down IPOWER GOOD PGv3 2.700 2.850 3.000 V V V3AUX POWER GOOD Voltage PGv15 1.200 1.275 1.350 V IPERST# PERST# LOW Voltage VPERST#LOW - 0.1 0.3 V IPERST#	V3_IN UVLO OFF voltage	VUVLO _{V3_IN}	2.70	2.80	2.90	V	sweep up
V3AUX_IN_UVLO_OFF_Voltage VUVLO _{V3AUX_IN} 2.70 2.80 2.90 V sweep up V3AUX_IN_Hysteresis Voltage ∠/UVLO _{V3AUX_IN} 50 100 150 mV sweep down V15_IN_UVLO_OFF_Voltage VUVLO _{V15_IN} 1.15 1.20 1.25 V sweep up V15_IN_Hysteresis Voltage ∠/UVLO _{V15_IN} 50 100 150 mV sweep down IPOWER GOOD ∠/UVLO _{V15_IN} 50 100 150 mV sweep down V3AUX_POWER GOOD Voltage PG _{V3} 2.700 2.850 3.000 V V Value PGv3AUX 2.700 2.850 3.000 V V V3AUX POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 V PERST# LOW Voltage VPERST#Low - 0.1 0.3 V IPERST=0.5mA PERST# HIGH Voltage VPERST#Low - 0.1 0.3 V IPERST=0.5mA PERST# Delay Time TPERST# 4 - 20 ms IPERST# QUTPUT RISE TIMEJ V3	V3_IN Hysteresis Voltage		50	100	150	mV	sweep down
V3AUX_IN Hysteresis Voltage Δ VUVLO _{V3AUX_IN} 50 100 150 mV sweep down V15_IN UVLO OFF Voltage VUVLO _{V15_IN} 1.15 1.20 1.25 V sweep up V15_IN Hysteresis Voltage Δ VUVLO _{V15_IN} 50 100 150 mV sweep down [POWER GOOD] Δ VUVLO _{V15_IN} 50 100 150 mV sweep down V3 POWER GOOD PG _{V3} 2.700 2.850 3.000 V V V3AUX POWER GOOD PG _{V3AUX} 2.700 2.850 3.000 V V V3AUX POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 V V V15 POWER GOOD Voltage VPERST#Low - 0.1 0.3 V I _{PERST} =0.5mA PERST# LOW Voltage VPERST#Low - 0.1 0.3 V I _{PERST} =0.5mA PERST# Delay Time T _{PERST#} 4 - 20 ms I_PERST# IOUTPUT RISE TIME] Tv3 0.1	V3AUX_IN UVLO OFF Voltage	VUVLO _{V3AUX_IN}	2.70	2.80	2.90	V	sweep up
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V3AUX_IN Hysteresis Voltage	∠VUVLO _{V3AUX_IN}	50	100	150	mV	sweep down
V15_IN Hysteresis Voltage $△$ VUVLO _{V15_IN} 50 100 150 mV sweep down [POWER GOOD] V3 POWER GOOD Voltage PG _{V3} 2.700 2.850 3.000 V V3AUX POWER GOOD Voltage PG _{V3AUX} 2.700 2.850 3.000 V V3AUX POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 V V15 POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 V PERST# LOW Voltage VPERST#Low - 0.1 0.3 V IpeRst=0.5mA PERST# HIGH Voltage VPERST#LIGH 3.0 - - V PERST# Delay Time TPERST# 4 - 20 ms IOUTPUT RISE TIME] V3_IN to V3 Tv3 0.1 - 3 ms V3AUX_IN to V3AUX Tv3AUX 0.1 - 3 ms Image: VI5_IN to V15 Tv15 0.1 - 3 ms	V15_IN UVLO OFF Voltage	VUVLO _{V15_IN}	1.15	1.20	1.25	V	sweep up
[POWER GOOD] V3 POWER GOOD Voltage PG _{V3} 2.700 2.850 3.000 V V3AUX POWER GOOD PG _{V3AUX} 2.700 2.850 3.000 V V3AUX POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 V V15 POWER GOOD Voltage VPERST#Low - 0.1 0.3 V IPERST# 0.5mA PERST# LOW Voltage VPERST#Low - 0.1 0.3 V IPERST=0.5mA PERST# HIGH Voltage VPERST#LOW - 0.1 0.3 V IPERST=0.5mA PERST# Delay Time TPERST# 4 - 20 ms IPERST# assertion time Tast - - 500 ns [OUTPUT RISE TIME] V3_IN to V3 Tv3 0.1 - 3 ms IVAAUX IVAAUX IVAAUX 0.1 - 3 ms IVAAUX IVAAUX <td< td=""><td>V15_IN Hysteresis Voltage</td><td>∠VUVLO_{V15_IN}</td><td>50</td><td>100</td><td>150</td><td>mV</td><td>sweep down</td></td<>	V15_IN Hysteresis Voltage	∠VUVLO _{V15_IN}	50	100	150	mV	sweep down
V3 POWER GOOD Voltage PG _{V3} 2.700 2.850 3.000 V V3AUX POWER GOOD Voltage PG _{V3AUX} 2.700 2.850 3.000 V V15 POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 V PERST# LOW Voltage VPERST#Low - 0.1 0.3 V IPERST=0.5mA PERST# HIGH Voltage VPERST#LOW - 0.1 0.3 V IPERST=0.5mA PERST# Delay Time TPERST# 4 - 20 ms PERST# assertion time Tast - - 500 ns [OUTPUT RISE TIME] V3_IN to V3 Tv3 0.1 - 3 ms V3AUX_IN to V3AUX Tv3AUX 0.1 - 3 ms	[POWER GOOD]						
V3AUX POWER GOOD PG _{V3AUX} 2.700 2.850 3.000 V V15 POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 V PERST# LOW Voltage VPERST#Low - 0.1 0.3 V IPERST=0.5mA PERST# HIGH Voltage VPERST#LOW - 0.1 0.3 V IPERST=0.5mA PERST# HIGH Voltage VPERST#LIGH 3.0 - - V PERST# Delay Time TPERST# 4 - 20 ms PERST# assertion time Tast - - 500 ns [OUTPUT RISE TIME] V3_IN to V3 Tv3 0.1 - 3 ms V3AUX_IN to V3AUX Tv3AUX 0.1 - 3 ms	V3 POWER GOOD Voltage	PG _{V3}	2.700	2.850	3.000	V	
Voltage PG _{V3AUX} 2.700 2.850 3.000 V V15 POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 V PERST# LOW Voltage VPERST#Low - 0.1 0.3 V IPERST=0.5mA PERST# HIGH Voltage VPERST#LOW - 0.1 0.3 V IPERST=0.5mA PERST# HIGH Voltage VPERST#HIGH 3.0 - - V PERST# Delay Time TPERST# 4 - 20 ms PERST# assertion time Tast - - 500 ns [OUTPUT RISE TIME] V3_IN to V3 Tv3 0.1 - 3 ms V3AUX_IN to V3AUX Tv3AUX 0.1 - 3 ms	V3AUX POWER GOOD	DO	0.700	0.050	2 000		
V15 POWER GOOD Voltage PG _{V15} 1.200 1.275 1.350 V PERST# LOW Voltage VPERST#Low - 0.1 0.3 V IPERST=0.5mA PERST# HIGH Voltage VPERST#Low - 0.1 0.3 V IPERST=0.5mA PERST# HIGH Voltage VPERST#LIGH 3.0 - - V PERST# Delay Time TPERST# 4 - 20 ms PERST# assertion time Tast - - 500 ns [OUTPUT RISE TIME] V3_IN to V3 T _{V3} 0.1 - 3 ms V3AUX_IN to V3AUX T _{V3AUX} 0.1 - 3 ms V15_IN to V15 T _{V15} 0.1 - 3 ms	Voltage	PGV3AUX	2.700	2.850	3.000	v	
PERST# LOW Voltage VPERST#Low - 0.1 0.3 V I _{PERST} =0.5mA PERST# HIGH Voltage VPERST# _{HIGH} 3.0 - - V PERST# Delay Time T _{PERST#} 4 - 20 ms PERST# assertion time Tast - - 500 ns [OUTPUT RISE TIME] V3_IN to V3 T _{V3} 0.1 - 3 ms V3AUX_IN to V3AUX T _{V3AUX} 0.1 - 3 ms	V15 POWER GOOD Voltage	PG _{V15}	1.200	1.275	1.350	V	
PERST# HIGH Voltage VPERST# _{HIGH} 3.0 - - V PERST# Delay Time T _{PERST#} 4 - 20 ms PERST# assertion time Tast - - 500 ns [OUTPUT RISE TIME] - - 500 ns V3_IN to V3 T _{V3} 0.1 - 3 ms V3AUX_IN to V3AUX T _{V3AUX} 0.1 - 3 ms	PERST# LOW Voltage	VPERST#Low	-	0.1	0.3	V	I _{PERST} =0.5mA
PERST# Delay Time T T 20 ms PERST# assertion time Tast - - 500 ns [OUTPUT RISE TIME]	PERST# HIGH Voltage	VPERST#HIGH	3.0	-	-	V	
PERST# assertion time Tast - 500 ns [OUTPUT RISE TIME] - - 500 ns V3_IN to V3 Tv3 0.1 - 3 ms V3AUX_IN to V3AUX Tv3AUX 0.1 - 3 ms V15_IN to V15 Tv15 0.1 - 3 ms	PERST# Delay Time	TPERST#	4	-	20	ms	
Instruction direction di direction direction direction direction direction direction dire	PERST# assertion time	Tast	-	-	500	ns	
V3_IN to V3 T _{V3} 0.1 - 3 ms V3AUX_IN to V3AUX T _{V3AUX} 0.1 - 3 ms V15_IN to V15 T _{V15} 0.1 - 3 ms		1401	1				1
V3_IN to V3 Tv3 0.1 - 3 Ins V3AUX_IN to V3AUX Tv3AUX 0.1 - 3 ms V15_IN to V15 Tv15 0.1 - 3 ms		Τ	0.1		2	mo	
V3AUX I V3AUX 0.1 - 3 ms V15_IN to V15 T _{V15} 0.1 - 3 ms			0.1	-	3	1115	
V15_IN TO V15 I _{V15} U.1 - 3 MS		I V3AUX	0.1	-	3	ins	
		I _{V15}	0.1	-	3	ms	

www.rohm.com © 2010 ROHM Co., Ltd. All rights reserved. Reference data





www.rohm.com © 2010 ROHM Co., Ltd. All rights reserved. Downloaded from Elcodis.com electronic components distributor Power Down Wave Form

5.0ms/div

(Active→Standby)

V15(1V/div)



www.rohm.com © 2010 ROHM Co., Ltd. All rights reserved.

Downloaded from Elcodis.com electronic components distributor

2010.04 - Rev.B

R_{v3}=3.3Ω

Block Diagram



●PIN CONFIGRATION

●PIN FUNCTION



PIN No	PIN NAME	PIN FUNCTION
1	PERST_IN#	PERST# control input pin (SysReset#)
2	EN	Enable input pin
3	SYSR	Logic input pin
4	V3_IN1	V3 input pin 1
5	V3_IN2	V3 input pin 2
6	V3_1	V3 output pin 1
7	V3_2	V3 output pin 2
8	PERST#	Logic output pin
9	TEST	Test pin
10	GND	GND pin
11	CPUSB#	Logic input pin
12	CPPE#	Logic input pin
13	V15_1	V15 output pin 1
14	V15_2	V15 output pin 2
15	V15_IN1	V15 input pin 1
16	V15_IN2	V15 input pin 2
17	V3AUX	V3AUX output pin
18	V3AUX_IN	V3AUX input pin 1
19	RCLKEN	Reference clock enable signal/ Power good signal (No delay)
20	NC	Non connection

www.rohm.com © 2010 ROHM Co., Ltd. All rights reserved.

Downloaded from Elcodis.com electronic components distributor

Description of block operation

EN

With an input of 2.0 volts or higher, this terminal goes HIGH to activate the circuit, and goes LOW to deactivate the circuit (with the standby circuit current of 40 μ A), It discharges each output and lowers output voltage when the input falls to 0.8 volts or less.

V3_IN, V15_IN, and V3AUX_IN

These are the input terminals for each channel of a 3ch switch. V3_IN and V15_IN terminals have two pins each, which should be short-circuited on the pc board with a thick conductor. A large current runs through these three terminals : (V3_IN: 1.35A; V3AUX_IN: 0.275 A; and V15_IN: 0.625 A). In order to lower the output impedance of the connected power supply, it is recommended that ceramic capacitors (with B-type characteristics or better) be provided between these terminals and the ground. Specifically, the capacitors should be on the order of 1 μ F between V3_IN and GND, and between V15_IN and GND; and on the order of 0.1 μ F between V3AUX_IN and GND.

V3, V15, and V3AUX

These are the output terminals for each switch. The V3 and V15 terminals have two pins each, which should be short-circuited on the PC board and connected to an ExpressCard connector with a thick conductor, as short as possible. In order to stabilize the output, it is recommended that ceramic capacitors (with B-type characteristics or better) be provided between these terminals and the ground. Specifically, the capacitors should be on the order of 10 μ F between V3 and GND, and between V15 and GND; and on the order of 1 μ F between V3AUX and GND.

CPPE#

This pin is used to find whether or not a PCI-Express signal compatible card is present. Turns to "High" level with an input of 2.0 volts or higher, which means that no card is provided, while it turns to "Low" level when the input is lowered to 0.8 volts or less, which means that a card is provided. Controls the ON/OFF, switch selecting the proper mode based on the status of the system.

Pull up resistance $(100 \text{k} \Omega \sim 200 \text{k} \Omega)$ is built into, so the number of components is reduced.

CPUSB#

This pin is used to find whether or not a USB2.0 signal compatible card is present. Turns to "High" level with an input of 2.0 volts or higher, which means that no card is provided, while it turns to "Low" level when the input is lowered to 0.8 volts or less, which means that a card is provided. Controls the ON/OFF switch, selecting the proper mode based on the system status.

Pull up resistance ($100k\Omega \sim 200k\Omega$) is built into, so the number of components is reduced.

SYSR

This pin is used to detect the system status. Turns to "High" level with an input of 2.0 volts or higher, which means that the system is activated, while it turns to "Low" level when the input is lowered to 0.8 volts or less, which means that the system is on standby.

PERST_IN#

This pin is used to control the reset signal (PERST#) to a card from the system side. (Also referred to as "SysReset#" by PCMCIA.) Turns to "High" level with an input of 2.0 volts or higher, and sets PERST# to "High" AND with a "Power Good" output. Turns to "Low" level and sets PERST# to "Low" when the input falls to 0.8 volts or less.

PERST#

This pin is used to send a reset signal to a PCI-Express compatible card. Reset status is determined by the outputs, PERST_IN#, CPPE# system status, and EN on/off status. Turns to "High" level and activates the PCI-Express compatible card only if each output is within the "Power Good" threshold, with the card inserted and PERST_IN# turned to "High" level.

RCLKEN

This pin is used to send an enable signal to the reference clock. Activation status is determined by the outputs, CPPE# system status, and EN on/off status. Turns to "High" level and activates the reference clock PLL only if each output is within the "Power Good" threshold, with the card kept inserted.

TEST

This pin is used to test, which should be short-circuited to the GND. When it is short-circuited to V3AUX_IN, UVLO (V3_IN, V15_IN) turns OFF.

Timing Chart

System	n Status	Everess Card TM Madula Status	Power Swite	ch Status
Primary	Auxiliary		Primary(+3.3V and +1.5V)	Auxiliary(3.3V Aux)
OFF	OFF	Don't care	OFF	OFF
ON	ON	De-asserted	OFF	OFF
ON	ON	Asserted	ON	ON
		De-asserted	OFF	OFF
ON	ON	Asserted Before This	OFF	ON
		Asserted After This	OFF	OFF

Power ON/OFF Status of ExpressCard[™]

ExpressCard[™] States Transition Diagram



System Status		Card Status	
Stand-by Status	:SYSR=L	Card Asserted Status	:CP#=L
ON Status	:SYSR=H	Card De-asserted Status	:CP#=H
From ON to Stand-by Status	:SYSR=H→L	From De-asserted to Asserted Status	:CP#=H→L
From Stand-by to ON Status	:SYSR=L→H	From Asserted to De-asserted Status	:CP#=L→H

BD4154FV Evaluation Board



BD4154FV Evaluati	on Board Application	Components	
Part No	Value	Company	Part Name
R1	0Ω	ROHM	MCR03series
R2	0Ω	ROHM	MCR03series
R3	0Ω	ROHM	MCR03series
R11	0Ω	ROHM	MCR03series
R12	0Ω	ROHM	MCR03series
C1	-	-	-
C2	-	-	-
C3	-	-	-
C4	1µF	murata	GMR21 series
C6	10µF	murata	GMR21 series
C11	-	-	-
C12	-	-	-
C13	10µF	murata	GMR21 series
C15	1µF	murata	GMR21 series
C17	1µF	murata	GMR21 series
C18	0.1µF	murata	GMR18 series

BD4154FV	Evaluation	Board	Annlication	Components
	Lunuation	Douia	Appnoution	oomponionto

BD4154FV Evaluation Board Layout





Mid Layer 2







Bottom Layer



●Application Circuit (Circuit for ExpressCard[™] Compliance Checklist)



Heat loss

Thermal design should allow the device to operate within the following conditions. Note that the temperatures listed are the allowed temperature limits. Thermal design should allow sufficient margin from these limits.

- 1. Ambient temperature Ta can be no higher than 100°C.
- 2. Chip junction temperature Tj can be no higher more than 150°C.

Chip junction temperature Tj can be determined as follows:

 \bigcirc Chip junction temperature Tj is calculated from IC surface temperature TC under actual application conditions: Tj=TC+ θ j-cxW

<Reference value>

θj-c:SSOP-B2035 /W (2)Chip junction temperature Tj is calculated from ambient temperature Ta: Tj=TC+ θ j-axW <Reference value> θ j-a:SSOP-B20
250°C/W (IC only) 153.8°C/W Single-layer substrate

(substrate surface copper foil area: less than 3%)

Most of heat loss in the BD4154FV occurs at the output switch. The power lost is determined by multiplying the on-resistance by the square of output current of each switch.



www.rohm.com © 2010 ROHM Co., Ltd. All rights reserved. Downloaded from Elcodis.com electronic components distributor π

m

Notes for Use

1.Absolute maximum ratings

Although quality is rigorously controlled, the device may be destroyed when applied voltage, operating temperature, etc. exceeds its absolute maximum rating. Because the source (short mode or open mode) cannot be identified once the IC is destroyed, it is important to take physical safety measures such as fusing when implementing any special mode that operates in excess of absolute rating limits.

- 2. Thermal design
- Consider allowable loss (Pd) under actual operating conditions and provide sufficient margin in the thermal design. 3. Terminal-to-terminal short-circuit and mis-mounting

When the mounting the IC to a printed circuit board, take utmost care to assure the position and orientation of the IC are correct. In the event that the IC is mounted erroneously, it may be destroyed. The IC may also be destroyed when a short-circuit is caused by foreign matter introduced into the clearance between outputs, or between an output and power-GND. 4.Operation in strong electromagnetic fields

Using the IC in strong electromagnetic fields may cause malfunctions. Exercise caution in respect to electromagnetic fields. 5.Built-in thermal shutdown protection circuit

This IC incorporates a thermal shutdown protection circuit (TSD circuit). The working temperature is 175°C (standard value) with a -15°C (standard value) hysteresis width. When the IC chip temperature rises the TSD circuit is activated, while the output terminal is brought to the OFF state. The built-in TSD circuit is intended exclusively to shut down the IC in a thermal runaway event, and is not intended to protect the IC or guarantee performance in these conditions. Therefore, do not operate the IC after with the expectation of continued use or subsequent operation once this circuit is activated.

6.Capacitor across output and GND

When a large capacitor is connected across the output and GND, and the V3AUX_IN is short-circuited with 0V or GND for any reason, current charged in the capacitor flows into the output and may destroy the IC. Therefore, use a capacitor smaller than 1000 μ F between the output and GND.

7 Set substrate inspection

Connecting a low-impedance capacitor to a pin when running an inspection with a set substrate may produce stress on the IC. Therefore, be certain to discharge electricity at each process of the operation. To prevent electrostatic accumulation and discharge in the assembly process, thoroughly ground yourself and any equipment that could sustain ESD damage, and continue observing ESD-prevention procedures in all handling, transfer and storage operations. Before attempting to connect the set substrate to the test setup, make certain that the power supply is OFF. Likewise, be sure the power supply is OFF before removing the substrate from the test setup.

8.IC terminal input

This integrated circuit is a monolithic IC, with P substrate and P⁺ isolation between elements.

The P layer and N layer of each element form a, PN junction. When the potential relation is GND>terminal A>terminal B, the PN junction works as a diode, and when terminal B>GND terminal A, the PN junction operates as a parasitic transistor. Parasitic elements inevitably form, due to the nature of the IC construction. The operation of the parasitic element gives rise to mutual interference between circuits and results in malfunction, and eventually, breakdown. Consequently, take utmost care not to use the IC in a way that would cause the parasitic element to actively operate, such as applying voltage lower than GND (P substrate) to the input terminal.



9. GND wiring pattern

If both a small signal GND and a high current GND are present, it is recommended that the patterns for the high current GND and the small signal GND be separated. Proper grounding to the reference point of the set should also be provided. In this way, the small signal GND voltage will by unaffected by the change in voltage stemming from the pattern wiring resistance and the high current. Also, pay special attention to avoid undesirable wiring pattern fluctuations in any externally connected GND component.

10. Electrical characteristics

The electrical characteristics in the Specifications may vary, depending on ambient temperature, power supply voltage, circuit(s) externally applied, and/or other conditions. Therefore, please check all such factors, including transient characteristics, that could affect the electrical characteristics.

11. Capacitors applied to input terminals

The capacitors applied to the input terminals (V3_IN, V3AUX_IN and V15_IN) are used to lower the output impedance of the connected power supply. An increase in the output impedance of the power supply may result in destabilization of input voltages (V3_IN, V3AUX_IN and V15_IN). It is recommended that a low-ESR capacitor be used, with a lower temperature coefficient (change in capacitance vs. change in temperature), Recommended capacitors are on the order of 0.1 μ F for V3AUX_IN, and 1 μ F for V3_IN and V15_IN. However, they must be thoroughly checked at the temperature and with the load range expected in actual use, because capacitor selection depends to a significant degree on the characteristics of the input power supply to be used and the conductor pattern of the PC board.

12. Capacitors applied to output terminals

Capacitors for the output terminals (V3, V3_AUX, and V15), should be connected between each of the output terminals and GND. A low-ESR, low temperature coefficient output capacitor is recommended-on the order of 1 μ F for V3 and V15 terminals, and 1 μ F less for V3_AUX. However, they must be thoroughly checked at the temperature and with the load range expected in actual use, because capacitor selection depends to a significant degree on the temperature and the load conditions.

- 13. Not of a radiation-resistant design.
- 14. Allowable loss (Pd)

With respect to the allowable loss, please refer to the thermal derating characteristics shown in the Exhibit, which serves as a rule of thumb. When the system design causes the IC to operate in excess of the allowable loss, chip temperature will rise, reducing the current capacity and decreasing other basic IC functionality. Therefore, design should always enable IC operation within the allowable loss only.

15. Operating range

Basic circuit functions and operations are warranted within the specified operating range the working ambient temperature range. Although reference values for electrical characteristics are not warranted, no rapid or extraordinary changes in these characteristics are expected, provided operation is within the normal operating and temperature range.

- 16. The applied circuit example diagrams presented here are recommended configurations. However, actual design depends on IC characteristics, which should be confirmed before operation. Also, note that modifying external circuits may impact static, noise and other IC characteristics, including transient characteristics. Be sure to allow sufficient margin in the design to accommodate these factors.
- 17. Wiring to the input terminals (V3 IN, V3AUX IN, and V15 IN) and output terminals (V3, V3AUX and V15) of the built-in FET should be carried out with special care. Using unnecessarily long and/or thin conductors may decrease output voltage and degrade other characteristics.
- 18. Heatsink

The heatsink is connected to the SUB, which should be short-circuited to the GND. Proper heatsink soldering to the PC board should enable lower thermal resistance.

•Power Dissipation



www.rohm.com © 2010 ROHM Co., Ltd. All rights reserved. Downloaded from Elcodis.com electronic components distributor

Ordering part number



SSOP-B20



opying or reproduction of this document, in part or in whole, is permitted without the ent of ROHM Co.,Ltd. content specified herein is subject to change for improvement without notice. content specified herein is for the purpose of introducing ROHM's products (hereinafter lucts"). If you wish to use any such Product, please be sure to refer to the specifications in can be obtained from ROHM upon request. uples of application circuits, circuit constants and any other information contained herein ate the standard usage and operations of the Products. The peripheral conditions musi- ken into account when designing circuits for mass production. care was taken in ensuring the accuracy of the information specified in this document ever, should you incur any damage arising from any inaccuracy or misprint of such nation, ROHM shall bear no responsibility for such damage. echnical information specified herein is intended only to show the typical functions of and ples of application circuits for the Products. ROHM does not grant you, explicitly of citly, any license to use or exercise intellectual property or other rights held by ROHM and parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the f such technical information. Products specified in this document are intended to be used with general-use electronic ment or devices (such as audio visual equipment, office-automation equipment, commu- on devices, electronic appliances and amusement devices).
content specified herein is subject to change for improvement without notice. content specified herein is for the purpose of introducing ROHM's products (hereinafter lucts"). If you wish to use any such Product, please be sure to refer to the specifications in can be obtained from ROHM upon request. uples of application circuits, circuit constants and any other information contained herein ate the standard usage and operations of the Products. The peripheral conditions mus- ken into account when designing circuits for mass production. care was taken in ensuring the accuracy of the information specified in this document wer, should you incur any damage arising from any inaccuracy or misprint of such nation, ROHM shall bear no responsibility for such damage. echnical information specified herein is intended only to show the typical functions of and ples of application circuits for the Products. ROHM does not grant you, explicitly of citly, any license to use or exercise intellectual property or other rights held by ROHM and parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the f such technical information. Products specified in this document are intended to be used with general-use electronic ment or devices (such as audio visual equipment, office-automation equipment, commu- on devices, electronic appliances and amusement devices).
content specified herein is for the purpose of introducing ROHM's products (hereinafter lucts"). If you wish to use any such Product, please be sure to refer to the specifications in can be obtained from ROHM upon request. Apples of application circuits, circuit constants and any other information contained herein ate the standard usage and operations of the Products. The peripheral conditions musi- ken into account when designing circuits for mass production. It care was taken in ensuring the accuracy of the information specified in this document aver, should you incur any damage arising from any inaccuracy or misprint of such nation, ROHM shall bear no responsibility for such damage. In the peripheral to use or exercise intellectual property or other rights held by ROHM and parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the f such technical information.
 apples of application circuits, circuit constants and any other information contained hereir ate the standard usage and operations of the Products. The peripheral conditions must ken into account when designing circuits for mass production. care was taken in ensuring the accuracy of the information specified in this document ever, should you incur any damage arising from any inaccuracy or misprint of such nation, ROHM shall bear no responsibility for such damage. echnical information specified herein is intended only to show the typical functions of and ples of application circuits for the Products. ROHM does not grant you, explicitly or parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the f such technical information. Products specified in this document are intended to be used with general-use electronic ment or devices (such as audio visual equipment, office-automation equipment, communication equipment, communication equipment, application is an advised and an an advised to visual equipment devices).
care was taken in ensuring the accuracy of the information specified in this document ever, should you incur any damage arising from any inaccuracy or misprint of such nation, ROHM shall bear no responsibility for such damage. echnical information specified herein is intended only to show the typical functions of and ples of application circuits for the Products. ROHM does not grant you, explicitly of citly, any license to use or exercise intellectual property or other rights held by ROHM and parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the f such technical information. Products specified in this document are intended to be used with general-use electronic ment or devices (such as audio visual equipment, office-automation equipment, commu- on devices, electronic appliances and amusement devices).
echnical information specified herein is intended only to show the typical functions of and ples of application circuits for the Products. ROHM does not grant you, explicitly or citly, any license to use or exercise intellectual property or other rights held by ROHM and parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the f such technical information. Products specified in this document are intended to be used with general-use electronic ment or devices (such as audio visual equipment, office-automation equipment, commu- on devices, electronic appliances and amusement devices).
Products specified in this document are intended to be used with general-use electronic ment or devices (such as audio visual equipment, office-automation equipment, commu- on devices, electronic appliances and amusement devices).
Products specified in this document are not designed to be radiation tolerant.
ROHM always makes efforts to enhance the quality and reliability of its Products, a uct may fail or malfunction for a variety of reasons.
e be sure to implement in your equipment using the Products safety measures to guard st the possibility of physical injury, fire or any other damage caused in the event of the e of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM bear no responsibility whatsoever for your use of any Product outside of the prescribed e or not in accordance with the instruction manual.
Products are not designed or manufactured to be used with any equipment, device or m which requires an extremely high level of reliability the failure or malfunction of which result in a direct threat to human life or create a risk of human injury (such as a medica iment, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel- oller or other safety device). ROHM shall bear no responsibility in any way for use of any e Products for the above special purposes. If a Product is intended to be used for any special purpose, please contact a ROHM sales representative before purchasing.
i intend to export or ship overseas any Product or technology specified herein that may ontrolled under the Foreign Exchange and the Foreign Trade Law, you will be required to n a license or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/

Downloaded from Elcodis.com electronic components distributor