DEVICES INCORPORATED

# LF2242 12/16-bit Half-Band Interpolating/ Decimating Digital Filter 

## FEATURES

- 40 MHz Clock Rate
- Passband ( 0 to $0.22 f_{\mathrm{S}}$ )

Ripple: $\pm 0.02 \mathrm{~dB}$

- Stopband ( $0.28 f_{\mathrm{S}}$ to $0.5 f_{\mathrm{S}}$ )

Rejection: 59.4 dB

- User-Selectable 2:1 Decimation or 1:2 Interpolation
- 12-bit Two's Complement Input and 16-bit Output with User-Selectable Rounding, 8- to 16-Bits
- User-Selectable Two's Complement or Inverted Offset Binary Output Formats
- Three-State Outputs
- Replaces TRW/ Raytheon/ Fairchild TMC2242
- Package Styles Available:
- 44-pin PLCC, J-Lead
- 44-pin PQFP


## DESCRIPTION

The LF2242 is a linear-phase, halfband (low pass) interpolating/ decimating digital filter that, unlike intricate analog filters, requires no tuning. The LF2242 can also significantly reduce the complexity of traditional analog anti-aliasing prefilters without compromising the signal bandwidth or attenuation. This can be achieved by using the LF2242 as a decimating post-filter with an A/D converter and by sampling the signal at twice the rate needed. Likewise, by using the LF2242 as an interpolating pre-filter with a D/A converter, the corresponding analog reconstruction post-filter circuitry can be simplified.

The coefficients of the LF2242 are fixed, and the only user programming required is the selection of the mode (interpolate, decimate, or passthrough) and rounding. The asynchronous three-state output enable control simplifies interfacing to a bus.

Data can be input into the LF2242 at a rate of up to 40 million samples per second. Within the 40 MHz I/O limit, the output sample rate can be onehalf, equal to, or two times the input
sample rate. Once data is clocked in, the 55 -value output response begins after 7 clock cycles and ends after 61 clock cycles. The pipeline latency from the input of an impulse response to its corresponding output peak is 34 clock cycles.

The output data may be in either two's complement format or inverted offset binary format. To avoid truncation errors, the output data is always internally rounded before it is latched into the output register. Rounding is user-selectable, and the output data can be rounded from 16 bit values down to 8 bit values.

DC gain of the LF2242 is 1.0015 ( 0.0126 dB ) in pass-through and decimate modes and 0.5007 (-3.004 dB ) in interpolate mode. Passband ripple does not exceed $\pm 0.02 \mathrm{~dB}$ from 0 to $0.22 f_{\mathrm{S}}$ with stopband attenuation greater than 59.4 dB from $0.28 f_{\mathrm{S}}$ to $0.5 f_{\mathrm{S}}$ (Nyquist frequency). The response of the filter is -6 dB at $0.25 f_{\mathrm{S}}$. Full compliance with CCIR Recommendation $601\left(-12 \mathrm{~dB}\right.$ at $\left.0.25 f_{\mathrm{S}}\right)$ can be achieved by cascading two devices serially.


LF2242

## Figure 1. Frequency Response of Filter



FREQUENCY (NORMALIZED)

## SIGNAL DEFINITIONS

## Power

Vcc and GND
+5 V power supply. All pins must be connected.

## Clock

CLK - Master Clock
The rising edge of CLK strobes all registers. All timing specifications are referenced to the rising edge of CLK.

## SYNC — Synchronization Control

Incoming data is synchronized by holding SYNC HIGH on CLKN, and then by bringing SYNC LOW on CLKN+1 with the first word of input data. SYNC is held LOW until resynchronization is desired, or it can be toggled at half the clock rate. For interpolation ( $\overline{\mathrm{INT}}=$ LOW), input data should be presented at the first rising edge of CLK for which SYNC is LOW and then at every alternate rising edge of CLK thereafter. SYNC is inactive if $\overline{\mathrm{DEC}}$ and $\overline{\mathrm{INT}}$ are equal (pass-through mode).

## Inputs

## SI11-0 — Data Input

12-bit two's complement data input port. Data is latched into the register on the rising edge of CLK. The LSB is SIo (Figure 2).

## Outputs

## SO15-0 Data Output

The current 16-bit result is available on the SO15-0 outputs. The LF2242's limiter ensures that a valid full-scale (7FFF positive or 8000 negative) output will be generated in the event of an internal overflow. The LSB is SO 0 (Figure 2).

## Controls

$\overline{I N T}$ - Interpolation Control
When $\overline{\mathrm{INT}}$ is LOW and $\overline{\mathrm{DEC}}$ is HIGH (Table 1), the device internally forces every other incoming data sample to zero. This effectively halves the input data rate and the output amplitude.

## $\overline{D E C}$ - Decimation Control

When $\overline{\mathrm{DEC}}$ is LOW and $\overline{\mathrm{INT}}$ is HIGH (Table1), the output register isstrobed on every other rising edge of CLK (driven at half the clock rate), decimating the output data stream.

| Table 1. |  | Mode Selection |
| :---: | :---: | :--- |
| $\overline{\text { INT }}$ | $\overline{\mathbf{D E C}}$ | MODE |
| 0 | 0 | Pass-through* $^{*}$ |
| 0 | 1 | Interpolate |
| 1 | 0 | Decimate |
| 1 | 1 | Pass-through* |

*Input and output registers run at full clock rate

LF2242

## Figure 2. Input and Output Formats

Two's Complement Input Format

| 11 | 10 | 9 | 8 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $-2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ |  | 2 | 2 | 1 |
| $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ |  |  |  |  |

(Sign)
Two's Complement Output Format (TCO = 1, Non-interpolate)

| 15 | 14 | 13 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $-2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ |$\frac{3}{3} \quad 2 \quad 1 \quad 0$

(Sign)
Two's Complement Output Format (TCO = 1, Interpolate)

| 15 | 14 | 13 | 12 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $-2^{1}$ | $2^{0}$ | $2^{-1}$ | $2^{-2}$ |$\frac{3}{2^{-11}} 2^{-12} 2^{-13} 2^{-14}$

(Sign)
Inverted Offset Binary Output Format (TCO = 0, Non-interpolate)

| 15 | 14 | 13 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |$\Rightarrow$| 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| $2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ |
| (Sign) |  |  |  |

Inverted Offset Binary Output Format (TCO = O, Interpolate)

| 15 | 14 | 13 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | | $2^{1}$ | 2 | 2 | $2^{-1}$ | $2^{-2}$ |
| :---: | :---: | :---: | :---: | :---: |
| (Sign) |  |  |  |  |

## RND2-0 — Rounding Control

The rounding control inputs set the position of the effective LSB of the outputdata by adding a rounding bit to the internal bit position that is one below that specified by RND2-0. All bits below the effective LSB position are subsequently zeroed (Table 2).

## TCO - Two's Complement Format Control

The TCO input determines the format of the output data. When TCO is HIGH, the outputdata is presented in two's complement format. When TCO is LOW, the data is in inverted offset binary format (all output bits are inverted except the MSB - the MSB is unchanged).
$\overline{O E}-$ Output Enable
When the $\overline{\mathrm{OE}}$ signal is LOW, the current data in the output register is available on the $\mathrm{SO} 15-0$ pins. When $\overline{\mathrm{OE}}$ is HIGH , the outputs are in a high-impedance state.

## Table 2. Rounding Format

| RND2-0 | SO15 | SO14 | SO13 | SO12 | ... | SO8 | SO7 | SO6 | $\mathrm{SO}_{5}$ | SO4 | $\mathrm{SO}_{3}$ | SO2 | SO1 | SO0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | X | X | X | X | -•• | X | X | X | X | X | X | X | X | R |
| 001 | X | $X$ | X | X | ... | X | X | X | X | X | X | X | R | 0 |
| 010 | X | X | X | X | ... | X | X | X | X | X | X | R | 0 | 0 |
| 011 | X | X | X | X | ... | X | X | X | X | X | R | 0 | 0 | 0 |
| 100 | X | X | X | X | ... | X | X | X | X | R | 0 | 0 | 0 | 0 |
| 101 | X | X | X | X | ... | X | X | X | R | 0 | 0 | 0 | 0 | 0 |
| 110 | X | X | X | X | ... | X | X | R | 0 | 0 | 0 | 0 | 0 | 0 |
| 111 | X | $X$ | X | X | ... | X | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

'R' indicates the half-LSB rounded bit (effective LSB position)

| Storage temperature | ... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Operating ambient temperature | . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Vcc supply voltage with respect to ground. | .. -0.5 V to +7.0 V |
| Input signal with respect to ground | -0.5 V to Vcc +0.5 V |
| Signal applied to high impedance output | -0.5 V to Vcc +0.5 V |
| Output current into low outputs | ... 25 mA |
| Latchup current | > 400 mA |

## Operating Conditions To meet specified electrical and switching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{VCC} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |


| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| ViH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VIL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| IIX | Input Current | Ground $\leq \mathbf{V I N} \leq \mathbf{V C C}$ (Note 12) |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | (Note 12) |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IcC1 | Vcc Current, Dynamic | (Notes 5, 6) |  |  | 80 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 10 | mA |
| Cin | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  |  | 10 | pF |
| Cout | Output Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  |  | 10 | pF |

## SWITCHING CHARACTERISTICS

| Commercial Operating Range（ $\mathbf{0}^{\circ} \mathrm{C}$ to $+\mathbf{7 0}{ }^{\circ} \mathrm{C}$ ）Notes 9， 10 （ns） |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | LF2242－ |  |  |  |
|  |  | 33 |  | 25 |  |
|  |  | Min | Max | Min | Max |
| tcyc | Cycle Time | 33 |  | 25 |  |
| tPW | Clock Pulse Width | 10 |  | 10 |  |
| ts | Input Setup Time | 10 |  | 8 |  |
| tH | Input Hold Time | 0 |  | 0 |  |
| tD | Output Delay |  | 20 |  | 16 |
| tDIS | Three－State Output Disable Delay（Note 11） |  | 15 |  | 15 |
| tena | Three－State Output Enable Delay（Note 11） |  | 15 |  | 15 |

## Switching Waveforms：Pass－Through Mode（INT＝$\overline{\text { DEC }}$ ）



Switching Waveforms: Interpolate Mode ( $\overline{\text { INT }}=0, \overline{\text { DEC }}=1$ )


Switching Waveforms: Decimate Mode ( $\overline{\mathrm{INT}}=1, \overline{\mathrm{DEC}}=0$ )


NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at value beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and Vcc +0.6 V . The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
5. Supply current for a given application can be accurately approximated by:
where

$$
\frac{\mathrm{NCV}^{2} \mathrm{~F}}{4}
$$

$\mathrm{N}=$ total number of device outputs
$C=$ capacitive load per output
$\mathrm{V}=$ supply voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 20 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications are tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V . Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. For the tENA test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tDIS test, the transition is measured to the $\pm 200 \mathrm{mV}$ level from the measured steady-state output voltage with $\pm 10 \mathrm{~mA}$ loads. The balancing voltage, VTH, is set at 3.5 V for Z -to-0 and 0 -to- Z tests, and set at 0 V for Z -to- 1 and 1 -to- $Z$ tests.
12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.


## Figure B. Threshold Levels



LF2242


