



- 128 × 1 Sensor-Element Organization
- 400 Dots-Per-Inch (DPI) Sensor Pitch
- High Linearity and Uniformity
- Wide Dynamic Range . . . 4000:1 (72 dB)
- Output Referenced to Ground
- Low Image Lag . . . 0.5% Typ
- Operation to 8 MHz
- Single 3-V to 5-V Supply
- Rail-to-Rail Output Swing (AO)
- No External Load Resistor Required
- Replacement for TSLW1401



Description

The TSLW1401R linear sensor array consists of a 128 × 1 array of photodiodes, associated charge amplifier circuitry, and an internal pixel data-hold function that provides simultaneous-integration start and stop times for all pixels. The pixels measure 63.5 μm (H) by 55.5 μm (W) with 63.5-μm center-to-center spacing and 8-μm spacing between pixels. Operation is simplified by internal control logic that requires only a serial-input (SI) signal and a clock.

Functional Block Diagram



TSLW1401R
EXTENDED TEMPERATURE
128 × 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS044 – NOVEMBER 2002

Terminal Functions

TERMINAL NAME	NO.	DESCRIPTION
AO	3	Analog output.
CLK	2	Clock. The clock controls charge transfer, pixel output, and reset.
GND	6, 7	Ground (substrate). All voltages are referenced to the substrate.
NC	5, 8	No internal connection.
SI	1	Serial input. SI defines the start of the data-out sequence.
V _{DD}	4	Supply voltage. Supply voltage for both analog and digital circuits.

Detailed Description

The sensor consists of 128 photodiodes arranged in a linear array. Light energy impinging on a photodiode generates photocurrent, which is integrated by the active integration circuitry associated with that pixel.

During the integration period, a sampling capacitor connects to the output of the integrator through an analog switch. The amount of charge accumulated at each pixel is directly proportional to the light intensity and the integration time.

The output and reset of the integrators is controlled by a 128-bit shift register and reset logic. An output cycle is initiated by clocking in a logic 1 on SI. For proper operation, after meeting the minimum hold time condition, SI must go low before the next rising edge of the clock. An internal signal, called Hold, is generated from the rising edge of SI and transmitted to analog switches in the pixel circuit. This causes all 128 sampling capacitors to be disconnected from their respective integrators and starts an integrator reset period. As the SI pulse is clocked through the shift register, the charge stored on the sampling capacitors is sequentially connected to a charge-coupled output amplifier that generates a voltage on analog output AO. Simultaneously, during the first 18 clock cycles, all pixel integrators are reset, and the next integration cycle begins on the 19th clock. On the 129th clock rising edge, the SI pulse is clocked out of the shift register and the analog output AO assumes a high impedance state. Note that this 129th clock pulse is required to terminate the output of the 128th pixel, and return the internal logic to a known state. A subsequent SI pulse may be presented as early as the 130th clock pulse, thereby initiating another pixel output cycle.

AO is an op amp-type output that does not require an external pull-down resistor. This design allows a rail-to-rail output voltage swing. With V_{DD} = 5 V, the output is nominally 0 V for no light input, 2 V for normal white level, and 4.8 V for saturation light level. When the device is not in the output phase, AO is in a high-impedance state.

The voltage developed at analog output (AO) is given by:

$$V_{out} = V_{drk} + (R_e) (E_e)(t_{int})$$

where:

- V_{out} is the analog output voltage for white condition
- V_{drk} is the analog output voltage for dark condition
- R_e is the device responsivity for a given wavelength of light given in V/(μJ/cm²)
- E_e is the incident irradiance in μW/cm²
- t_{int} is integration time in seconds

A 0.1 μF bypass capacitor should be connected between V_{DD} and ground as close as possible to the device.

The TSLW1401R is intended for use in a wide variety of applications, including: image scanning, mark and code reading, optical character recognition (OCR) and contact imaging, edge detection and positioning, and optical linear and rotary encoding.

Absolute Maximum Ratings†

Supply voltage range, V_{DD}	-0.3 V to 6 V
Input voltage range, V_I	-0.3 V to $V_{DD} + 0.3V$
Input clamp current, I_{IK} ($V_I < 0$) or ($V_I > V_{DD}$)	-20 mA to 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$)	-25 mA to 25 mA
Voltage range applied to any output in the high impedance or power-off state, V_O ...	-0.3 V to $V_{DD} + 0.3 V$
Continuous output current, I_O ($V_O = 0$ to V_{DD})	-25 mA to 25 mA
Continuous current through V_{DD} or GND	-40 mA to 40 mA
Analog output current range, I_O	-25 mA to 25 mA
Maximum light exposure at 638 nm	5 mJ/cm ²
Operating free-air temperature range, T_A	-25°C to 85°C
Storage temperature range, T_{stg}	-40°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “Recommended Operating Conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions (see Figure 1 and Figure 2)

	MIN	NOM	MAX	UNIT
Supply voltage, V_{DD}	3	5	5.5	V
Input voltage, V_I	0		V_{DD}	V
High-level input voltage, V_{IH}	2		V_{DD}	V
Low-level input voltage, V_{IL}	0		0.8	V
Wavelength of light source, λ	400		1000	nm
Clock frequency, f_{clock}	5		8000	kHz
Sensor integration time, t_{int}	0.018		100	ms
Setup time, serial input, $t_{su(SI)}$	20			ns
Hold time, serial input, $t_{h(SI)}$ (see Note 1)	0			ns
Operating free-air temperature, T_A	-25		85	°C

NOTE 1: SI must go low before the rising edge of the next clock pulse.

TSLW1401R

EXTENDED TEMPERATURE

128 × 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS044 – NOVEMBER 2002

Electrical Characteristics at $f_{\text{clock}} = 1 \text{ MHz}$, $V_{\text{DD}} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, $\lambda_p = 640 \text{ nm}$, $t_{\text{int}} = 5 \text{ ms}$, $R_L = 330 \Omega$, $E_e = 12.5 \mu\text{W}/\text{cm}^2$ (unless otherwise noted) (see Note 2)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{out}	Analog output voltage (white, average over 128 pixels)	See Note 3	1.6	2	2.4	V
V_{drk}	Analog output voltage (dark, average over 128 pixels)	$E_e = 0$	0	0.1	0.2	V
PRNU	Pixel response nonuniformity	See Note 4		±4%	±7.5%	
	Nonlinearity of analog output voltage	See Note 5		±0.4%		FS
	Output noise voltage	See Note 6		1		mVrms
R_e	Responsivity	See Note 7	20	30	40	V/ ($\mu\text{J}/\text{cm}^2$)
V_{sat}	Analog output saturation voltage	$V_{\text{DD}} = 5 \text{ V}$, $R_L = 330 \Omega$	4.5	4.8		V
		$V_{\text{DD}} = 3 \text{ V}$, $R_L = 330 \Omega$	2.5	2.8		
SE	Saturation exposure	$V_{\text{DD}} = 5 \text{ V}$, See Note 8		155		nJ/cm ²
		$V_{\text{DD}} = 3 \text{ V}$, See Note 8		89		
DSNU	Dark signal nonuniformity	All pixels, $E_e = 0$, See Note 9		0.02	0.05	V
IL	Image lag	See Note 10		0.5%		
I_{DD}	Supply current	$V_{\text{DD}} = 5 \text{ V}$, $E_e = 0$		2.8	4.5	mA
		$V_{\text{DD}} = 3 \text{ V}$, $E_e = 0$		2.6	4.5	
I_{IH}	High-level input current	$V_I = V_{\text{DD}}$			1	μA
I_{IL}	Low-level input current	$V_I = 0$			1	μA
C_i	Input capacitance			5		pF

- NOTES: 2. All measurements made with a 0.1 μF capacitor connected between V_{DD} and ground.
3. The array is uniformly illuminated with a diffused LED source having a peak wavelength of 640 nm.
4. PRNU is the maximum difference between the voltage from any single pixel and the average output voltage from all pixels of the device under test when the array is uniformly illuminated at the white irradiance level. PRNU includes DSNU.
5. Nonlinearity is defined as the maximum deviation from a best-fit straight line over the dark-to-white irradiance levels, as a percent of analog output voltage (white).
6. RMS noise is the standard deviation of a single-pixel output under constant illumination as observed over a 5-second period.
7. $R_{e(\text{min})} = [V_{\text{out}(\text{min})} - V_{\text{drk}(\text{max})}] \div (E_e \times t_{\text{int}})$
8. $SE(\text{min}) = [V_{\text{sat}(\text{min})} - V_{\text{drk}(\text{min})}] \times (E_e \times t_{\text{int}}) \div [V_{\text{out}(\text{max})} - V_{\text{drk}(\text{min})}]$
9. DSNU is the difference between the maximum and minimum output voltage for all pixels in the absence of illumination.
10. Image lag is a residual signal left in a pixel from a previous exposure. It is defined as a percent of white-level signal remaining after a pixel is exposed to a white condition followed by a dark condition:

$$IL = \frac{V_{\text{out(IL)}} - V_{\text{drk}}}{V_{\text{out(white)}} - V_{\text{drk}}} \times 100$$

Timing Requirements (see Figure 1 and Figure 2)

		MIN	NOM	MAX	UNIT
$t_{\text{su(SI)}}$	Setup time, serial input (see Note 11)	20			ns
$t_{\text{h(SI)}}$	Hold time, serial input (see Note 11 and Note 12)	0			ns
t_w	Pulse duration, clock high or low	50			ns
t_r, t_f	Input transition (rise and fall) time	0		500	ns

- NOTES: 11. Input pulses have the following characteristics: $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
12. SI must go low before the rising edge of the next clock pulse.

Dynamic Characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_s	Analog output settling time to $\pm 1\%$	$R_L = 330 \Omega$, $C_L = 10 \text{ pF}$	120		ns

TYPICAL CHARACTERISTICS




Figure 1. Timing Waveforms




Figure 2. Operational Waveforms

TSLW1401R
EXTENDED TEMPERATURE
128 × 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS044 – NOVEMBER 2002

TYPICAL CHARACTERISTICS




Figure 3




Figure 4




Figure 5







Figure 6

TYPICAL CHARACTERISTICS





TSLW1401R
EXTENDED TEMPERATURE
128 × 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS044 – NOVEMBER 2002

MECHANICAL INFORMATION

This dual-in-line package consists of an integrated circuit mounted on a lead frame and encapsulated in an electrically nonconductive clear plastic compound.

- Pin 1 SI
- Pin 2 CLK
- Pin 3 AO
- Pin 4 V_{DD}
- Pin 5 GND
- Pin 6 GND
- Pin 7 GND
- Pin 8 GND



- NOTES: A. All linear dimensions are in inches and parenthetically in [millimeters] (± 0.1 mm).
 B. Pixel 1 typical location aligns on leading edge of pin 1 and 0.71 mm above package centerline.
 C. Glass thickness nominally 1 mm with refraction index of 1.5186.

Figure 10. Packaging Configuration

PRODUCTION DATA — information in this document is current at publication date. Products conform to specifications in accordance with the terms of Texas Advanced Optoelectronic Solutions, Inc. standard warranty. Production processing does not necessarily include testing of all parameters.

NOTICE

Texas Advanced Optoelectronic Solutions, Inc. (TAOS) reserves the right to make changes to the products contained in this document to improve performance or for any other purpose, or to discontinue them without notice. Customers are advised to contact TAOS to obtain the latest product information before placing orders or designing TAOS products into systems.

TAOS assumes no responsibility for the use of any products or circuits described in this document or customer product design, conveys no license, either expressed or implied, under any patent or other right, and makes no representation that the circuits are free of patent infringement. TAOS further makes no claim as to the suitability of its products for any particular purpose, nor does TAOS assume any liability arising out of the use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS, INC. PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN CRITICAL APPLICATIONS IN WHICH THE FAILURE OR MALFUNCTION OF THE TAOS PRODUCT MAY RESULT IN PERSONAL INJURY OR DEATH. USE OF TAOS PRODUCTS IN LIFE SUPPORT SYSTEMS IS EXPRESSLY UNAUTHORIZED AND ANY SUCH USE BY A CUSTOMER IS COMPLETELY AT THE CUSTOMER'S RISK.

LUMENOLOGY is a registered trademark, and TAOS, the TAOS logo, and Texas Advanced Optoelectronic Solutions are trademarks of Texas Advanced Optoelectronic Solutions Incorporated.

TSLW1401R
EXTENDED TEMPERATURE
128 × 1 LINEAR SENSOR ARRAY WITH HOLD

TAOS044 – NOVEMBER 2002
