

SM8530B

Standard Bus Interface Decoder

LSI designed specifically to offer a standardized interface bus meeting the timing equipment interface on a single chip. The SM8530B executes 3-line commands and bus line commands without software support. Standardized timing with the IEC standard can be realized easily by adding several external components/receiver.

Applicable to the IEEE-488, HP-IB and GP-IB.


require a microprocessor, hence: timing is not necessary. timing equipment can be used

Interface function can be added easily timing equipment. timing to interface states (TLK, LSN, etc.) are provided to facilitate operation speed.

can be realized by CMOS construction timing external switches timing can be controlled only with the



(CLK, etc.) for controlling external timing circuits.

PACKAGE DIMENSIONS Unit: mm



40-pin plastic DIP

PINOUT TOP VIEW



SM8530B

CHARACTERISTICS

Ta = 25°C

	Symbol	Condition	Min	Typ	Min	Unit
	I _{DD}	V _{DD} =5.25V f _{osc} =4MHz All input pins GND			8.0	mA
	V _{DD}	Q _{in} = 4 MHz or less	4.75	5.0	5.25	V
	V _{IH}	V _{DD} =5.25V	3.0		5.25	V
	V _{IL}	V _{DD} =5.25V	0		0.8	V
	V _{IH} ADD-1	V _{DD} =5.25V	4.9		5.25	V
	V _{IL} ADD-1	V _{DD} =5.25V	0		0.4	V
	V _{IH} Q _{in}	V _{DD} =5.25V	4.0		5.25	V
	V _{IL} •Q _{in}	V _{DD} =5.25V	0		0.8	V
s except Q _{OUT}	V _{OH}	V _{DD} =4.75V, I _{OH} =10μA	2.4		4.75	V
in	V _{OH} •Q _{OUT}	V _{DD} =4.75V, I _{OH} =10μA	2.4		4.75	V
s except Q _{OUT}	V _{OL}	V _{DD} =5.25V, I _{OL} =3.2mA	0		0.4	V
in	V _{OL} •Q _{OUT}	V _{DD} =5.25V, I _{OL} =10μA	0		0.4	V

ect the ADD1 pin to V_{DD} or V_{SS} via a 1 KΩ (or less) resistor to set [H][L].
H] to V_{DD} via a 1 MΩ (or more) resistor. To pull up the ADD2 to ADD5
ect them via 2.2 KΩ (or less) resistors for stable operation.


FUNCTION

utes the following five

(T)
on (L)
ice request function (SRQ)
RL)
OC, DT)

s the levels of functions that
the SM8530B in relation to

SYSTEM CONFIGURATION



SM8530B

* mark indicates negative logic)

No.	Pin name	Function	
28	SPM*	Pin for outputting signal that indicates system is in serial poll mode. L to Serial poll mode H to Other mode	SPMS
29	TLK*	Pin for outputting talker specified signal. L to Specified as talker. H to Not specified as talker.	TADSVTACS
30	LSN*	Pin for outputting listener specified signal. L to Specified as listener. H to Not specified as listener.	LADSVLACS
31	RG-CLK*	External register clock signal output. 1 pulse is output when the BSY signal is output.	
32	BSY*	Pin for outputting signal that indicates the execution of 3-line handshaking. L to 3-line handshaking being executed H to Other state Use of this signal is explained later. Data and status must be transmitted/received while this signal is L.	(i) Transmission (SDYSVSTRS) ^ TACSVSPAS) (ii) Reception ACDS ^ LACS
33	HS-ENB*	Pin for inputting signal that starts transmission/reception of data and status. Use of this signal is explained later.	(i) Transmission - nba (ii) Reception, rdy
34	OLY*	Input signal for identifying only mode/address mode of measuring equipment L to Only mode pin 35: L to Talker only H to Listener only H to Address mode	(i) Talker ton (ii) Listener l on
35	ADD5*	Pin for specifying address bit 5. Talker/listener is specified in the only mode.	
36	ADD4*- ADD2*	Address bits 2 to 4 (See the Address Code Table.)	
38	ADD1*	Pin for specifying address bit 1. Connect a 1 MΩ (or more) pull-up resistor for dual address, which validates only the high-order 4 bits of the address converter.	
39	VDD	Ground	

AND SPECIFIED ■ INTERFACE COMMAND EXECUTED
BY THE SM8530B

SM8530B

OF 3-LINE HANDS-
A RECEPTION

DAV and NDAC signals
and transmission (D) pins,
logic. As all signals have
standard bus line, the logic
time of input to or output

established (TLK* = L) first.

ays set when pins 34 and 35
level.

8 goes H with pin 34
en H, the talker is set by

mitted, a measuring
S-ENB* signal for the
(active) level to control 3-
concept of this operation is
l the time chart in Figure 2.

quipment is in the data
tate, make the HS-ENB*

The following condition is
ng.

SY* = H)

the SM8530B senses the
signal. It outputs the

ons after NRFD (R) goes
to transmit 1 byte if this

o open the gate and output

the register to the bus. The electronic components distributor




Figure 1 Schematic drawing of a talker




Figure 2 Talker handshaking

SM8530B

... mode)
 ... following five cases:

... the listener by MLA
 ... mode is specified by

... ples of the data trans-
 ... g. Figures 3 and 4 show
 ... the HS-ENB* signal byte
 ... show an example of
 ... succession.

... ner
 ... lished first (LSN* = L).

... ys established when pin
 ... and pin 35 is on the H


... goes H with pin 34
 ... H, the listener is set by

... ment becomes ready to
 ... B changes the HS-ENB*
 ... arts 3-line handshaking.
 ... is necessary for this

... (* = H)

... natic drawing of data
 ... s timing chart. Refer to
 ... s way of thinking.

... pulled H at the end of



→ LSI internal operation
 Note 1) In this period, establish DIO line data. Do not change the data.
 Note 2) In this period, change the data to be sent to the DIO line.
 (It is recommended that data be changed at the rising edge of BSY*.)

Figure 4 Timing chart of circuit in Figure 3




Figure 5 Talker circuit example (II)



SM8530B

received (ATN = H),
 output regardless of the state
 signal. The BSY* signal and
 are not output at this
 shows the timing chart of this








Figure 9 Listener circuit example



→ LSI internal operation
 Note 1) DIO line data must be stored in the register at the rising edge of RG CLK.

Figure 10 Timing chart of circuit in Figure 9



SM8530B

SWITCHING

(ation) after power-on, the SM8530B sets RMT* at pin 24 to the H level
nt to the local state.

receives MLA with REN = H, the RMT* signal goes L to establish the

state

be reset by the following three methods:

sets the local state (in this case, all the equipment in the system is set to the

the listener mode sets the local state.

signal Low with a control switch etc. of a measuring equipment sets the
ning is shown in Figure 12. This method can set a measuring equipment in
pendent of the controller state. This, however, may cause trouble in some
input can be invalidated by the LLO (local lock-out) command input in
ntroller to the SM8530B.

state cannot be reset by the IFC command.

* signal is H (i.e., local state), no limitations are placed on the SM8530B
interface control is performed normally.

Γ (interrupt processing)

ends the RSV* signal to the SM8530B to make a service request.

f signal, the SM8530B outputs the H-level SRQ signal to the management
ice request to the controller (logic of the SRQ signal is inverted to L in the

e controller calls the interrupt processing subroutine.

able only to serial-polling systems. Figure 13 shows a service request
e shows an example of the 3-line handshaking timing for status byte (STB)

other measuring equipment in the system

ment in the listener period) to receive the requester's status.

he controller calls the talker by serial polling, a special command (Serial
able) must be sent in advance to distinguish it from the ordinary talker

SM8530B

... listener configurations made with the SM8530B are shown below.
 ... for reading A/D converter data, and Figure 16 a listener for controlling

... or
 ... processor, the SM8530B can be used to create even more sophisticated
 ... case, the SM8530B carries out the handshake operation for sending/receiv-
 ... As transmission/reception data can be sent to the microprocessor for
 ... versatile system configurations are possible. Using a microprocessor also
 ... configurations to be designed. In this case, the SM8530B performs only the
 ... to the ATN, IFC, REN, SRQ and EOI control signals are processed directly
 ... /OUT commands. In this case, it is effective to use the SM8530B in the
 ... shows the schematic drawing of the former case, and Figure 18 the latter




Figure 14 Service request circuit example

SM8530B




Figure 16 Listener application (DA converter control)

ation (AD converter control)