



# 5V/250mA, 5V/100mA Micropower Low Dropout Regulator with ENABLE

The CS8391 is a precision, dual 5V micropower linear voltage regulator. The switched primary output  $(V_{OUT1})$  supplies up to 250mA while the secondary  $(V_{OUT2})$  is capable of supplying 100mA. Both outputs have a maximum dropout voltage of 600mV and low reverse current. Quiescent current drain is typically 150 $\mu$ A when supplying 100 $\mu$ A from each output.

# Description

level control of the primary output. With the primary output disabled, quiescent current drain is typically  $100\mu$ A when supplying  $100\mu$ A from the secondary output.

The CS8391 is extremely robust with protection provided for reverse battery, short circuit, and overtemperature on both outputs.

The CS8391 is available in a 5-lead  $D^2PAK$ .

The ENABLE input provides logic

# **Absolute Maximum Ratings**

Input Voltage	15V to 45V
Power Dissipation	
Operating Temperature Range	40°C to +125°C
Maximum Junction Temperature	40°C to +150°C
Storage Temperature Range	55°C to +150°C
Electrostatic Discharge (Human Body Model)	4kV
Lead Temperature Soldering	

Wave Solder (through hole styles only)......10 sec. max, 260°C peak Reflow (SMD styles only)......60 sec. max above 183°C, 230°C peak

# **Block Diagram** Primary Output VOUT1 VIN Current ENABLE V<sub>OUT1</sub>Sense Limit Bandgap \*Note: Internally connected on 5 leaded package. Reference Thermal Shutdowr Secondary Output V<sub>OUT2</sub> Current Limit V<sub>OUT2</sub>Sense Gnd




Rev. 1/12/98



- 5V, 250mA Primary Output
- 5V, 100mA Secondary Output
- 3% Tolerance, Both Outputs
- ON/OFF Control for Primary Output
- Low Quiescent Current Drain (100μA V<sub>OUT2</sub>)
- Low Reverse Current
  - Protection Features Reverse Battery (-15V) Short Circuit Overtemperature

# **Package Options**



3. Gnd 4. V<sub>OUT2</sub> 5. ENABLE

Consult factory for 8L and 16L SO, 8L and 16L PDIP, 7L D<sup>2</sup>PAK and 5L TO-220.

Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com

1

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UN
■ Primary Output Stage (V <sub>OU</sub>	<sub>T1</sub> )				
Output Voltage, V <sub>OUT1</sub>	$100 \mu A \leq I_{OUT1} \leq 250 m A$	4.85	5.00	5.15	۲
Dropout Voltage	$I_{OUT1} = 250 mA$		400	600	n
	$I_{OUT1} = 100 \mu A$		100	150	n
Line Regulation	$6V \le V_{IN} \le 26V$		5	50	n
Load Regulation	$1\text{mA} \le I_{OUT1} \le 250\text{mA}$ , $V_{IN} = 14\text{V}$		5	50	n
Quiescent Current	$\begin{split} & \text{ENABLE} = \text{HIGH},  \text{V}_{\text{IN}} = 16\text{V}, \\ & \text{I}_{\text{OUT1}} = 250\text{mA} \end{split}$		22	50	n
Ripple Rejection	$f=120Hz,I_{OUT1}=125mA,7V\leq V_{IN}\leq 17V$	60	70		Ċ
Current Limit		260	400		n
Short Circuit Current Limit	$V_{OUT1} = 0V, V_{IN} = 16V$	25			n
Reverse Current	$V_{OUT1} = 5V, V_{IN} = 0V$		100	1500	μ
Output Voltage, V <sub>OUT2</sub> Dropout Voltage	$100\mu A \le I_{OUT2} \le 100 \text{mA}$ $I_{OUT2} = 100 \text{mA}$	4.85	5.00 400	5.15 600	n
1	$I_{OUT2} = 100 \mu A$		100	150	n
Line Regulation	$6V \le V_{IN} \le 26V$		5	50	n
Load Regulation	$100 \mu A \leq I_{OUT2} \leq 100 m A$ , $V_{IN} = 14 V$		5	50	n
Quiescent Current $ENABLE = LOW, V_{IN} = 12.8V$ $ENABLE = HIGH, V_{IN} = 16V,$ $I_{OUT2} = 100mA$			100 8	150 25	µ n
Ripple Rejection	$f=120Hz, \ I_{OUT2}=50mA, \ 7V\leq V_{IN}\leq 17V$	60	70		C
Current Limit		105	200		n
Short Circuit Current Limit	$V_{OUT2} = 0V,  V_{IN} = 16V,  I_{OUT1} = 0A$	25			n
Reverse Current	$V_{OUT2} = 5V, V_{IN} = 0V$		100	250	μ
Enable Function (ENABLE)					
Input Threshold	$\overline{\text{ENABLE} = \text{LOW}, 7\text{V} \leq \text{V}_{\text{IN}} \leq 26\text{V}}$		1.2	0.8	-
	$ENABLE = HIGH, 7V \le V_{IN} \le 26V$	2.0	1.2		
Input Bias Current	$0V \le V_{ENABLE} \le 5V$	-2	0	2	μ

Overtemperature Threshold	(Guaranteed by Design)	150	180	°C

CS8391

Package Lead Description		
PACKAGE LEAD #	LEAD SYMBOL	kage Lead Description FUNCTION
5 Lead D <sup>2</sup> PAK		
1	V <sub>IN</sub>	Supply voltage to IC, usually direct from battery.
2	V <sub>OUT1</sub>	5V regulated output which is activated by ENABLE input.
3	Gnd	Ground connection.
4	V <sub>OUT2</sub>	Standby output 5V, 100mA capability; always on.
5	ENABLE	CMOS compatible input lead; switches $V_{OUT1}.$ When ENABLE is high, $V_{OUT1}$ is active.

#### **Definition of Terms**

#### **Current Limit**

Peak current that can be delivered to the output.

#### **Dropout Voltage**

The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100mV from the nominal value obtained at 14V input, dropout voltage is dependent upon load current and junction temperature.

#### **Input Output Differential**

The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.

#### Input Voltage

The DC voltage applied to the input terminals with respect to ground.

#### Line Regulation

The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

#### Load Regulation

The change in output voltage for a change in load current at constant chip temperature.

#### Long Term Stability

Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.

#### **Quiescent Current**

The part of the positive input current that does not contribute to the positive load current. i.e., the regulator ground lead current.

#### **Ripple Rejection**


The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.

#### Short Circuit Current Limit

Peak current that can be delivered by the output when forced to 0V.

#### Temperature Stability of VOUT

The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.



#### **Typical Circuit Waveform**

Downloaded from <u>Elcodis.com</u> electronic components distributor

### General

The CS8391 is a micropower dual 5V regulator. All bias required to operate the internal circuitry is derived from the standby output,  $V_{OUT2}$ . If this output experiences an over current situation and collapses, then  $V_{OUT1}$  will also collapse (see timing diagrams).

If there is critical circuitry that must remain active under most conditions it should be connected to  $V_{OUT2}$ . Any circuitry that is likely to be subjected to a short circuit, e.g., circuitry outside the module, should be connected to  $V_{OUT1}$ .

#### **External Capacitors**

Output capacitors are required for stability with the CS8391. Without them, the regulator outputs will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worstcase is determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.

Capacitors must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to  $-40^{\circ}$ C, capacitors rated at that temperature must be used.

More information on capacitor selection for Smart Regulators<sup>TM</sup> is available in the Smart Regulator application note, *Compensation for Linear Regulators*.

#### ENABLE

The ENABLE function controls  $V_{OUT1}$ . When ENABLE is high,  $V_{OUT1}$  is on. When ENABLE is low,  $V_{OUT1}$  is off.

#### Calculating Power Dissipation in a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 1) is:

$$\begin{split} PD(max) &= \{V_{IN}(max) - V_{OUT1}(min)\}I_{OUT1}(max) + \\ \{V_{IN}(max) - V_{OU12}(min)\}I_{OUT2}(max) + V_{IN}(max)I_Q \ (1) \end{split}$$

where:

V<sub>IN</sub>(max) is the maximum input voltage,

 $V_{OUT1}$ (min) is the minimum output voltage from  $V_{OUT1}$ ,

 $V_{OUT2}$ (min) is the minimum output voltage from  $V_{OUT2}$ ,  $I_{OUT1}$ (max) is the maximum output current for the application,

 $I_{\mbox{\scriptsize OUT2}}(\mbox{max})$  is the maximum output current for the application, and

 $I_Q$  is the quiescent current the regulator consumes at both  $I_{OUT1}(max)$  and  $I_{OUT2}(max)$ .

Once the value of PD(max) is known, the maximum permissible value of  $R_{\Theta IA}$  can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}C - T_A}{P_D}$$
(2)

The value of  $R_{\Theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\Theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.




Figure 1: Dual output regulator with key performance parameters labeled.

#### Heat Sinks

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\Theta IA}$ :

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA}$$
(3)

where:


 $R_{\Theta IC}$  = the junction–to–case thermal resistance,

 $R_{\Theta CS}$  = the case-to-heat sink thermal resistance, and

 $R_{\Theta SA}$  = the heat sink-to-ambient thermal resistance.

 $R_{\Theta JC}$  appears in the package section of the data sheet. Like  $R_{\Theta JA}$ , it too is a function of package type.  $R_{\Theta CS}$  and  $R_{\Theta SA}$  are functions of the package type, heat sink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

# **Test & Application Circuit**




\* C1 required if regulator is located far from power supply filter.
\*\* C2 and C3 required for stability. Capacitor must operate at minimum temperature expected during system operations.

**Package Specification** 

PACKAGE DIMENSIONS IN MM(INCHES)

#### PACKAGE THERMAL DATA

Thermal	Data	5 Lead D <sup>2</sup> PAK	
R <sub>\Theta JC</sub>	typ	2.4	°C/W
R <sub>\OJA</sub>	typ	10-50*	°C/W
* Dependin	g on thermal prop	verties of substrate. $R_{\Theta JA} = R_{\Theta}$	$J_{\rm DC} + R_{\Theta \rm CA}$



Ordering Information		
Part Number	Description	
CS8391YDP5	5 Lead D <sup>2</sup> PAK	
CS8391YDPR5	5 Lead D <sup>2</sup> PAK (tape & reel)	

Rev. 1/12/98

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.