

PRELIMINARY DATA SHEET

ELPIDA

MOS INTEGRATED CIRCUIT MC-45D32DA721

32 M-WORD BY 72-BIT DDR SYNCHRONOUS DYNAMIC RAM MODULE REGISTERED TYPE

Description

The MC-45D32DA721 is a 33,554,432 words by 72 bits DDR synchronous dynamic RAM module on which 18 pieces of 128M DDR SDRAM: μ PD45D128442 are assembled.

These modules provide high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

Features

- 33,554,432 words by 72 bits organization (ECC type)
- Clock frequency

| Part number | /CAS latency | Clock frequency (MAX.) | Module type |
|----------------------|--------------|---------------------------|--|
| MC-45D32DA721KF-C75 | CL = 2.5 | 133 MHz | DDR Registered DIMM Design specification Rev. 0.6 compliant |
| | CL = 2 | 100 MHz | |
| MC-45D32DA721KF-C80 | CL = 2.5 | 125 MHz | |
| | CL = 2 | 100 MHz | |
| MC-45D32DA721KFA-C75 | CL = 2.5 | 133 MHz | DDR Registered DIMM Design specification Rev. 0.9 compliant |
| | CL = 2 | 100 MHz | |
| MC-45D32DA721KFA-C80 | CL = 2.5 | 125 MHz | |
| | CL = 2 | 100 MHz | |

- Fully Synchronous Dynamic RAM with all signals except DM, DQS and DQ referenced to a positive clock edge
- Double Data Rate interface
 - Differential CLK (/CLK) input
 - Data inputs and DM are synchronized with both edges of DQS
 - Data outputs and DQS are synchronized with a cross point of CLK and /CLK
- Quad internal banks operation
- Possible to assert random column address in every clock cycle
- Programmable Mode register set
 - /CAS latency (2, 2.5)
 - Burst length (2, 4, 8)
 - Wrap sequence (Sequential / Interleave)
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for availability and additional information.


- 2.5 V \pm 0.2 V Power supply for V_{DD}
- 2.5 V \pm 0.2 V Power supply for V_{DDQ}
- SSTL_2 compatible with all signals
- 4,096 refresh cycles / 64 ms
- Burst termination by Precharge command and Burst stop command
- 184-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Registered type
- Serial PD

Ordering Information

| Part number | Clock frequency (MAX.) | Package | Mounted devices |
|----------------------|------------------------|------------------------------------|---|
| MC-45D32DA721KF-C75 | 133 MHz | 184-pin Dual In-line Memory Module | 18 pieces of μ PD45D128442G5 (Rev. K) (10.16 mm (400) TSOP (II)) |
| MC-45D32DA721KF-C80 | 125 MHz | (Socket Type) | |
| MC-45D32DA721KFA-C75 | 133 MHz | Edge connector: Gold plated | |
| MC-45D32DA721KFA-C80 | 125 MHz | 43.18 mm height | |

Pin Configuration


184-pin Dual In-line Memory Module Socket Type (Edge connector: Gold plated)



/xxx indicates active low signal.

- A0 - A11 : Address Inputs
- [Row: A0 - A11, Column: A0 - A9, A11]
- BA0, BA1 : SDRAM Bank Select
- DQ0 - DQ63, CB0 - CB7 : Data Inputs/Outputs
- CK0 : Clock Input
(positive line of differential pair)
- /CK0 : Clock Input
(negative line of differential pair)
- CKE0 : Clock Enable Input
- WP : Write Protect
- /S0 : Chip Select Input
- /RAS : Row Address Strobe
- /CAS : Column Address Strobe
- /WE : Write Enable
- DQS0 - DQS8 : Low Data Strobe
- DM(0 - 8) / DQS(9 - 17) : Low Data Masks /
High Data Strobe
- SA0 - SA2 : Address Input for EEPROM
- SDA : Serial Data I/O for PD
- SCL : Clock Input for PD
- VDD : Power Supply
- VSS : Ground
- VDDID : VDD Identification Flag
- VDDQ : Power Supply for DQ and DQS
- VREF : Input Reference
- VDDSPD : Power supply for EEPROM
- NC : No Connection
- /RESET : Reset Input

Block Diagram



Note Wire per Clock Loading Table/Wiring Diagrams.

- Remarks**
1. The value of all resistors of DQs, DQSs, DM/DQSs is 22 Ω.
 2. D0 - D17: μ PD45D128442 (8M words \times 4 bits \times 4 banks)

Electrical Specifications

- All voltages are referenced to V_{SS} (GND).
- After power up, wait more than 1 ms and then, execute **Power on sequence and CBR (auto) refresh** before proper device operation is achieved.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|--|-------------------|-----------|--------------|------|
| Voltage on power supply pin relative to V_{SS} | V_{DD}, V_{DDQ} | | -0.5 to +3.6 | V |
| Voltage on input pin relative to V_{SS} | V_T | | -0.5 to +3.6 | V |
| Short circuit output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 21 | W |
| Storage temperature | T_{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|---------------|-----------|----------------------------|-----------|----------------------------|------|
| Supply voltage | V_{DD} | | 2.3 | 2.5 | 2.7 | V |
| Supply voltage for DQ, DQS | V_{DDQ} | | 2.3 | 2.5 | 2.7 | V |
| Input reference voltage | V_{REF} | | $0.49 \times V_{DDQ}$ | | $0.51 \times V_{DDQ}$ | V |
| Termination voltage | V_{TT} | | $V_{REF} - 0.04$ | V_{REF} | $V_{REF} + 0.04$ | V |
| High level dc input voltage | V_{IH} (DC) | | $V_{REF} + 0.15$ | | $V_{DD} + 0.3$ | V |
| Low level dc input voltage | V_{IL} (DC) | | -0.3 | | $V_{REF} - 0.15$ | V |
| Input differential voltage (CLK and /CLK) | V_{ID} (DC) | | 0.36 | | $V_{DDQ} + 0.6$ | V |
| Input crossing point voltage (CLK and /CLK) | V_{IX} | | $0.5 \times V_{DDQ} - 0.2$ | | $0.5 \times V_{DDQ} + 0.2$ | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\text{ °C}$, $f = 100\text{ MHz}$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|------------|-------------------------------------|------|------|------|------|
| Input capacitance | C_{i1} | A0 - A11, BA0, BA1, /RAS, /CAS, /WE | TBD | | TBD | pF |
| | C_{i2} | CK0, /CK0 | TBD | | TBD | |
| | C_{i3} | CKE0 | TBD | | TBD | |
| | C_{i4} | /S0 | TBD | | TBD | |
| Data input/output capacitance | $C_{i/o1}$ | DM(0-8)/DQS(9-17), DQS0 - DQS8 | TBD | | TBD | pF |
| | $C_{i/o2}$ | DQ0 - DQ63, CB0 - CB7 | TBD | | TBD | |

DC Characteristics 1 (Recommended Operating Conditions unless otherwise noted)

| Parameter | Symbol | Test condition | /CAS latency | Grade | MIN. | MAX. | Unit | Notes |
|--------------------------------------|--------|---|--------------|-------|------|------|------|-------|
| Operating current (ACT-PRE) | IDD0 | t _{RC} = t _{RC(MIN)} , t _{CK} = t _{CK(MIN)} , One bank, Active-precharge, DQ, DM and DQS inputs changing twice per clock cycle, Address and control inputs changing once per clock cycle | | -C75 | | TBD | mA | |
| | | | | -C80 | | TBD | | |
| Operating current (ACT-READ-PRE) | IDD1 | t _{RC} = t _{RC(MIN)} , t _{CK} = t _{CK(MIN)} , One bank, Active-read-precharge, I _O = 0 mA, Burst length = 2, Address and control inputs changing once per clock cycle | CL = 2 | -C75 | | TBD | mA | 1 |
| | | | | -C80 | | TBD | | |
| | | | | -C75 | | TBD | | |
| | | | | -C80 | | TBD | | |
| Precharge power down standby current | IDD2P | CKE ≤ V _{IL(MAX)} , t _{CK} = t _{CK(MIN)} , All banks idle, Power down mode | | | | TBD | mA | |
| Idle standby current | IDD2N | CKE ≥ V _{IH(MIN)} , t _{CK} = t _{CK(MIN)} , /CS ≥ V _{IH(MIN)} , All banks idle, Address and other control inputs changing once per clock cycle | | | | TBD | mA | |
| Active power down standby current | IDD3P | CKE ≤ V _{IL(MAX)} , t _{CK} = t _{CK(MIN)} , One bank active, Power down mode | | | | TBD | mA | |
| Active standby current | IDD3N | /CS ≥ V _{IH(MIN)} , CKE ≥ V _{IH(MIN)} , t _{CK} = t _{CK(MIN)} , t _{RC} = t _{RAS(MAX)} , One bank, Active-precharge, DQ, DM and DQS inputs changing twice per clock cycle, Address and other control inputs changing once per clock cycle | | | | TBD | mA | |
| Operating current (Burst read) | IDD4R | t _{CK} = t _{CK(MIN)} , Continuous burst read, Burst length = 2, I _O = 0mA, One bank active, Address and control inputs changing once per clock cycle | CL = 2 | -C75 | | TBD | mA | 2 |
| | | | | -C80 | | TBD | | |
| | | | | -C75 | | TBD | | |
| | | | | -C80 | | TBD | | |
| Operating current (Burst write) | IDD4W | t _{CK} = t _{CK(MIN)} , Continuous burst write, Burst length = 2, One bank active, Address and control inputs changing once per clock cycle | CL = 2 | -C75 | | TBD | mA | 2 |
| | | | | -C80 | | TBD | | |
| | | | | -C75 | | TBD | | |
| | | | | -C80 | | TBD | | |
| CBR (auto) refresh current | IDD5 | t _{RFC} = t _{RFC(MIN)} | | -C75 | | TBD | mA | |
| | | | | -C80 | | TBD | | |
| Self refresh current | IDD6 | CKE ≤ 0.2 V | | | | TBD | mA | |

Notes 1. IDD1 depends on output loading and cycle rates. Specified values are obtained with the output open.

2. IDD4R and IDD4W depend on output loading and cycle rates. Specified values are obtained with the output open.

DC Characteristics 2 (Recommended Operating Conditions unless otherwise noted)


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes |
|------------------------|-------------------|--|------|------|------|-------|
| Input leakage current | I _{I(L)} | V _I = 0 to 3.6 V, all other pins not under test = 0 V | TBD | TBD | μA | |
| Output leakage current | I _{O(L)} | D _{OUT} is disabled, V _O = 0 to V _{DDQ} + 0.3 V | TBD | TBD | μA | |
| Output high current | I _{OH} | V _{OUT} = V _{DDQ} - 0.43 V | TBD | | mA | |
| Output low current | I _{OL} | V _{OUT} = 0.35 V | TBD | | mA | |

AC Characteristics (Recommended Operating Conditions unless otherwise noted)

Test Conditions

| Parameter | Symbol | Value | Unit | Notes |
|--|--------------|----------------------|------|-------|
| Input Reference voltage (Input timing measurement reference level) | V_{REF} | $V_{DDQ} \times 0.5$ | V | |
| Termination voltage (Output timing measurement reference level) | V_{TT} | V_{REF} | V | 1 |
| High level ac input voltage | $V_{IH}(ac)$ | $V_{REF} + 0.31$ | V | |
| Low level ac input voltage | $V_{IL}(ac)$ | $V_{REF} - 0.31$ | V | |
| Input differential voltage (CK0 and /CK0) | $V_{ID}(ac)$ | 0.7 | V | |
| Input signal slew rate | SLEW | 1 | V/ns | 2 |

- Notes**
- Output waveform timing is measured where the output signal crosses through the V_{TT} level.
 - Slew rate is to be maintained in the $V_{IL}(ac)$ to $V_{IH}(ac)$ range of the input signal swing. $SLEW = (V_{IH}(ac) - V_{IL}(ac)) / \Delta t$



Synchronous Characteristics

| Parameter | Symbol | -C75 (PC266B) | | -C80 (PC200) | | Unit | Note |
|--|--------------------|-----------------------------------|-------|--------------|-----------------------------------|------|-----------------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Clock cycle time | CL = 2.5 | t _{CK} | 7.5 | 15 | 8 | 15 | ns |
| | CL = 2 | | 10 | 15 | 10 | 15 | |
| CLK high-level width | t _{CH} | | 0.45 | 0.55 | 0.45 | 0.55 | t _{CK} |
| CLK low-level width | t _{CL} | | 0.45 | 0.55 | 0.45 | 0.55 | t _{CK} |
| DQ output access time from CLK, /CLK | t _{AC} | | -0.75 | 0.75 | -0.8 | 0.8 | ns |
| DQS output access time from CLK, /CLK | t _{DQSCK} | | -0.75 | 0.75 | -0.8 | 0.8 | ns |
| DQS-DQ skew (for DQS and associated DQ signals) | t _{DQSQ} | | -0.5 | 0.5 | -0.6 | 0.6 | ns |
| DQS-DQ skew (for DQS and all DQ signals) | t _{DQSQA} | | -0.5 | 0.5 | -0.6 | 0.6 | ns |
| Data out low-impedance time from CLK, /CLK | t _{LZ} | | -0.75 | 0.75 | -0.8 | 0.8 | ns |
| Data out high-impedance time from CLK, /CLK | t _{HZ} | | -0.75 | 0.75 | -0.8 | 0.8 | ns |
| Half clock period | t _{HP} | t _{CH} , t _{CL} | | | t _{CH} , t _{CL} | | ns |
| DQS read preamble | t _{RPRE} | | 0.9 | 1.1 | 0.9 | 1.1 | t _{CK} |
| DQS read postamble | t _{RPST} | | 0.4 | 0.6 | 0.4 | 0.6 | t _{CK} |
| DQ-DQS hold, DQS to first DQ to go non-valid, per access | t _{QH} | t _{HP} - 0.75 | | | t _{HP} - 1 | | ns |
| DQ and DM input setup time | t _{DS} | | 0.5 | | 0.6 | | ns |
| DQ and DM input hold time | t _{DH} | | 0.5 | | 0.6 | | ns |
| DQ and DM input pulse width (for each input) | t _{DIPW} | | 1.75 | | 2 | | ns |
| DQS write preamble setup time | t _{WPRES} | | 0 | | 0 | | ns |
| DQS write preamble | t _{WPRE} | | 0.25 | | 0.25 | | t _{CK} |
| Write postamble | t _{WPST} | | 0.4 | 0.6 | 0.4 | 0.6 | t _{CK} |
| Write command to first DQS latching transition | t _{DQSS} | | 0.75 | 1.25 | 0.75 | 1.25 | t _{CK} |
| DQS input high pulse width | t _{DQSH} | | 0.35 | | 0.35 | | t _{CK} |
| DQS input low pulse width | t _{DQSL} | | 0.35 | | 0.35 | | t _{CK} |
| DQS falling edge to CLK setup time | t _{DSS} | | 0.2 | | 0.2 | | t _{CK} |
| DQS falling edge hold time from CLK | t _{DSSH} | | 0.2 | | 0.2 | | t _{CK} |
| Address and control input setup time | t _{IS} | | 0.9 | | 1.1 | | ns |
| Address and control input hold time | t _{IH} | | 0.9 | | 1.1 | | ns |
| Address and control input pulse width | t _{IPW} | | 2.2 | | 2.5 | | ns |
| Internal write to read command delay | t _{WTR} | | 1 | | 1 | | t _{CK} |

Remark These specifications are applied to the monolithic device.

Asynchronous Characteristics

| Parameter | Symbol | -C75(PC266B) | | -C80(PC200) | | Unit |
|---|-------------------|--------------|---------|-------------|---------|------|
| | | MIN. | MAX. | MIN. | MAX. | |
| ACT to REF/ACT command period (operation) | t _{RC} | 65 | | 70 | | ns |
| REF to REF/ACT command period (refresh) | t _{RFC} | 75 | | 80 | | ns |
| ACT to PRE command period | t _{RAS} | 45 | 120,000 | 50 | 120,000 | ns |
| PRE to ACT command period | t _{RP} | 20 | | 20 | | ns |
| ACT to READ/WRITE delay | t _{RCD} | 20 | | 20 | | ns |
| ACT(one) to ACT(another) command period | t _{RRD} | 15 | | 15 | | ns |
| Write recovery time | t _{WR} | 15 | | 15 | | ns |
| Auto precharge write recovery time + precharge time | t _{DAL} | 35 | | 35 | | ns |
| Mode register set command cycle time | t _{MRD} | 15 | | 15 | | ns |
| Exit self refresh to command | t _{XSNR} | 75 | | 80 | | ns |
| Refresh time (4,096 refresh cycles) | t _{REF} | | 64 | | 64 | ms |

Serial PD

(1/2)

| Byte No. | Function Described | Hex | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Notes | |
|----------|---|------|-------|-------|-------|-------|-------|-------|-------|-------|-------------------------|---------|
| 0 | Defines the number of bytes written into serial PD memory | 80H | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 128 bytes | |
| 1 | Total number of bytes of serial PD memory | 08H | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 256 bytes | |
| 2 | Fundamental memory type | 07H | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | DDR SDRAM | |
| 3 | Number of rows | 0CH | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 12 rows | |
| 4 | Number of columns | 0BH | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 11 columns | |
| 5 | Number of banks | 01H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 bank | |
| 6 | Data width | 48H | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 72 bits | |
| 7 | Data width (continued) | 00H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 8 | Voltage interface | 04H | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | SSTL_2 | |
| 9 | CL = 2.5 Cycle time | -C75 | 75H | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 7.5 ns |
| | | -C80 | 80H | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8 ns |
| 10 | CL = 2.5 Access time | -C75 | 75H | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0.75 ns |
| | | -C80 | 80H | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.8 ns |
| 11 | DIMM configuration type | 02H | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | ECC | |
| 12 | Refresh rate/type | 80H | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Normal | |
| 13 | SDRAM width | 04H | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | x4 | |
| 14 | Error checking SDRAM width | 04H | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | x4 | |
| 15 | Minimum clock delay | 01H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 clock | |
| 16 | Burst length supported | 0EH | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 2, 4, 8 | |
| 17 | Number of banks on each SDRAM | 04H | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 banks | |
| 18 | /CAS latency supported | 0CH | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 2, 2.5 | |
| 19 | /CS latency supported | 01H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | |
| 20 | /WE latency supported | 02H | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | |
| 21 | SDRAM module attributes | 26H | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Reg.+PLLdifclk | |
| 22 | SDRAM device attributes : General | 00H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | V _{DD} ± 0.2 V | |
| 23 | CL = 2 Cycle time | -C75 | A0H | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 10 ns |
| | | -C80 | A0H | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 10 ns |
| 24 | CL = 2 Access time | -C75 | 75H | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0.75 ns |
| | | -C80 | 80H | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.8 ns |
| 25-26 | | | | | | | | | | | | |
| 27 | t _{RP} (MIN.) | -C75 | 50H | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 20 ns |
| | | -C80 | 50H | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 20 ns |
| 28 | t _{RRD} (MIN.) | -C75 | 3CH | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 15 ns |
| | | -C80 | 3CH | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 15 ns |
| 29 | t _{RCD} (MIN.) | -C75 | 50H | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 20 ns |
| | | -C80 | 50H | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 20 ns |
| 30 | t _{RAS} (MIN.) | -C75 | 2DH | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 45 ns |
| | | -C80 | 32H | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 50 ns |
| 31 | Module bank density | 40H | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 256M bytes | |

| Byte No. | Function Described | Hex | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Notes | |
|----------|---|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|--------|
| 32 | Command and address signal input setup time | -C75 | 90H | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0.9 ns |
| | | -C80 | B0H | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1.1 ns |
| 33 | Command and address signal input hold time | -C75 | 90H | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0.9 ns |
| | | -C80 | B0H | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1.1 ns |
| 34 | Data signal input setup time | -C75 | 50H | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0.5 ns |
| | | -C80 | 60H | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0.6 ns |
| 35 | Data signal input hold time | -C75 | 50H | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0.5 ns |
| | | -C80 | 60H | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0.6 ns |
| 36-61 | | | | | | | | | | | | |
| 62 | SPD revision | 00H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| 63 | Checksum for bytes 0 - 62 | -C75 | CDH | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | |
| | | -C80 | 53H | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | |
| 64-71 | Manufacture's JEDEC ID code | | | | | | | | | | | |
| 72 | Manufacturing location | | | | | | | | | | | |
| 73-90 | Manufacture's P/N | | | | | | | | | | | |
| 91 | Revision Code | | | | | | | | | | | |
| 93-94 | Manufacturing date | | | | | | | | | | | |
| 95-99 | Assembly serial number | | | | | | | | | | | |
| 100-127 | Mfg specific | 00H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |


Timing Chart

Refer to the μ PD45D128442, 45D128842, 45D128164 Data sheet (E0030N).

Package Drawings




[MC-45D32DA721KF]

184-PIN DUAL IN-LINE MODULE (SOCKET TYPE)



M184S-50A

184-PIN DUAL IN-LINE MODULE (SOCKET TYPE)



| ITEM | MILLIMETERS |
|------|-------------|
| A | 133.35 |
| A1 | 133.35±0.13 |
| B | 64.77 |
| C | 6.35 |
| C1 | 1.80 |
| C2 | 3.80 |
| D | 49.53 |
| E | 1.27 (T.P.) |
| G | 6.35 |
| H | 9.98 |
| I | 17.78 |
| J | 43.18±0.13 |
| J1 | 23.38 |
| J2 | 19.80 |
| K | 4.0 MAX. |
| L | 0.90 |
| M | 4.0 |
| N | ∅ 2.50 |
| P | 1.27±0.1 |
| Q | 4.0 MIN. |
| R | 0.2±0.15 |
| S | 1.0±0.05 |
| T | 2.50±0.10 |
| U | 3.0 MIN. |

NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

CAUTION FOR HANDLING MEMORY MODULES

When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory IC, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.

When re-packing memory modules, be sure the modules are NOT touching each other. Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.

- The information in this document is current as of June, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of Elpida's data sheets or data books, etc., for the most up-to-date specifications of Elpida semiconductor products. Not all products and/or types are available in every country. Please check with an Elpida Memory, Inc. for availability and additional information.
 - No part of this document may be copied or reproduced in any form or by any means without prior written consent of Elpida. Elpida assumes no responsibility for any errors that may appear in this document.
 - Elpida does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of Elpida semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida or others.
 - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. Elpida assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
 - While Elpida endeavours to enhance the quality, reliability and safety of Elpida semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in Elpida semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
 - Elpida semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of Elpida semiconductor products is "Standard" unless otherwise expressly specified in Elpida's data sheets or data books, etc. If customers wish to use Elpida semiconductor products in applications not intended by Elpida, they must contact an Elpida Memory, Inc. in advance to determine Elpida's willingness to support a given application.
- (Note)
- (1) "Elpida" as used in this statement means Elpida Memory, Inc. and also includes its majority-owned subsidiaries.
 - (2) "Elpida semiconductor products" means any semiconductor product developed or manufactured by or for Elpida (as defined above).