Bt453

66 MHz **Monolithic CMOS**

256 x 24 Color Palette

RAMDACTM

Distinguishing Features

- 66, 40 MHz Operation
- Triple 8-bit D/A Converters
- 256 x 24 Color Palette RAM
- 3 x 24 Overlay Palette
- RS-343A/RS-170-Compatible Outputs
- Standard MPU Interface
- +5 V CMOS Monolithic Construction
- 40-pin DIP or 44-pin PLCC Package
- Typical Power Dissipation: 1 W

Applications

- High-Resolution Color Graphics
- CAE/CAD/CAM
- **Image Processing**
- Instrumentation
- **Desktop Publishing**

Related Products

Bt477, Bt478

Product Description


The Bt453 RAMDAC is designed specifically for high-resolution color graphics.

The Bt453 has a 256 x 24 color lookup table with triple 8-bit video D/A converters, supporting up to 259 simultaneous colors from a 16.8-million color palette. Three overlay registers provide, for example, overlaying cursors, grids, menus. The MPU bus operates asynchronously to the video data, simplifying the design interface to the system.

The Bt453 generates RS-343A-compatible video signals into a doubly-terminated 75 Ω load.

Both the differential and linearity errors of the D/A converters are guaranteed to be a maximum of ±1 LSB over the full temperature range.

Functional Block Diagram



Brooktree Corporation • 9950 Barnes Canyon Rd. • San Diego, CA 92121-2790 (619) 452-7580 • (800) VIDEO IC • TLX: 383 596 • FAX: (619) 452-1249 L453001 Rev. J

Circuit Description

MPU Interface

As illustrated in the functional block diagram, the Bt453 supports a standard MPU bus interface, allowing the MPU direct access to the color palette RAM and overlay color registers. The MPU interface operates asynchronously to the video data, simplifying the design interface.

The C0 and C1 control inputs specify whether the MPU is accessing the address register, the color palette RAM, or the overlay registers, as indicated in Table 1. The 8-bit address register is used to address the color palette RAM and overlay registers, eliminating the requirement for external address multiplexers. ADDR0 corresponds to D0 and is the least significant bit.

To write color data, the MPU loads the address register with the address of the color palette RAM location or overlay register to be modified. The MPU performs three successive write cycles (8 bits each of red, green, and blue), using C0 and C1 to select either the color palette RAM or overlay registers. During the blue write cycle, the 3 bytes of color information are concatenated into a 24-bit word and written to the location specified by the address register. The address register then increments to the next location, which the MPU may modify by writing another sequence of red, green, and blue data.

To read color data, the MPU loads the address register with the address of the color palette RAM location or overlay register to be read. The MPU performs three successive read cycles (8 bits each of red, green, and blue), using C0 and C1 to select either the color palette RAM or overlay registers. Following the blue read cycle, the address register increments to the next location, which the MPU may read by reading another sequence of red, green, and blue data.

Any time the CS* input is a logical zero, the video outputs are forced to the black level. When the MPU is accessing the color palette RAM, the address register resets to \$00 following-a blue read or write cycle to RAM location \$FF. While the MPU is accessing the overlay color registers, the 6 most significant bits of the address register (ADDR2-7) are ignored.

To keep track of the red, green, and blue read/write cycles, the address register has 2 additional bits(AD-DRa and ADDRb) that count modulo three, as shown in Table 2. They are reset to zero when the MPU writes to the address register and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other 8 bits of the address register (ADDR0-7) are accessible to the MPU and are used to address color palette RAM locations and overlay registers, as specified in Table 2.

Figure 1 illustrates the MPU read/write timing.

C1	C0	Addressed by MPU
0 0 1 1	0 1 0	address register color palette RAM address register overlay registers

Table 1. Control Input Truth Table.

Circuit Description (continued)

	Value	C1	CO	Addressed by MPU
ADDRa, b (counts modulo 3)	00 01 10	x x x	1 1 1	red value green value blue value
ADDR0-7 (counts binary)	\$00 - \$FF xxxx xx00 xxxx xx01 xxxx xx10 xxxx xx11	0 1 1 1	1 1 1 1	color palette RAM reserved overlay color 1 overlay color 2 overlay color 3

Table 2. Address Register (ADDR) Operation.




Figure 1. MPU Read/Write Timing.

Circuit Description (continued)

Frame Buffer Interface

While CS* is a logical one, the P0-P7, OL0, and OL1 inputs are used to address the color palette RAM and overlay registers, as specified in Table 3. The addressed location provides 24 bits of color information to the three D/A converters. (See Figure 2 for timing information.)

The SYNC* and BLANK* inputs are also latched on the rising edge of CLOCK to maintain synchronization with the color data. They add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figure 3. Table 4 details how the SYNC* and BLANK* inputs modify the output levels.

The analog outputs of the Bt453 can directly drive a 37.5 Ω load, such as a doubly-terminated 75 Ω coaxial cable.

ESD and Latchup Considerations

Correct ESD-sensitive handling procedures are required to prevent device damage, which can produce symptoms of catastrophic failure or erratic device behavior with somewhat leaky inputs.

All logic inputs should be held low until power to the device has settled to the specified tolerance. DAC power decoupling networks with large time constants should be avoided. They could delay VAA power to the device. Ferrite beads must be used only for analog power VAA decoupling. Inductors cause a time constant delay that induces latchup.

Latchup can be prevented by ensuring that all VAA pins are at the same potential and that the VAA supply voltage is applied before the signal pin voltages. The correct power-up sequence ensures that any signal pin voltage will never exceed the power supply voltage by more than +0.5 V.

OL1	OL0	P0 - P7	Addressed by frame buffer
0	0	\$00	color palette RAM location \$00
0	0	\$01	color palette RAM location \$01
:	:	:	:
0	0	\$FF	color palette RAM location \$FF
0	1	\$xx	overlay color l
1	0	\$xx	overlay color 2
1			

Table 3. Pixel and Overlay Control Truth Table.





Figure 2. Video Input/Output Timing.

Circuit Description (continued)



Note: 75 Ω doubly-terminated load, RSET = 280 Ω , and VREF = 1.235 V. ISYNC is connected to IOG. RS-343A levels and tolerances are assumed on all levels.

Figure 3. Composite Video Output Waveforms.

Description	IOG (mA)	IOR, IOB (mA)	SYNC*	BLANK*	DAC Input Data
WHITE	26.67	19.05	1	1	\$FF
DATA	data + 9.05	data + 1.44	1	1	data
DATA - SYNC	data + 1.44	data + 1.44	0	1	data
BLACK	9.05	1.44	1	1	\$00
BLACK - SYNC	1.44	1.44	0	1	\$00
BLANK	7.62	0	1	0	\$xx
SYNC	0	0	0	0	\$xx

Note: Typical with full-scale IOG = 26.67 mA. RSET = 280 Ω and VREF = 1.235 V. ISYNC is connected to IOG.

Table 4. Video Output Truth Table.

Brooktree*

Pin Descriptions

Pin Name	Description
BLANK*	Composite blank control input (TTL compatible). A logical zero drives the IOR, IOG, and IOB outputs to the blanking level, as specified in Table 4. BLANK* is latched on the rising edge of CLOCK. When BLANK* is a logical zero, the pixel and overlay inputs are ignored.
SYNC*	Composite sync control input (TTL compatible). A logical zero on this input switches off a 40 IRE current source on the ISYNC output (see Figure 3). SYNC* does not override any other control or data input, as shown in Table 4; therefore, SYNC* should be asserted only during the blanking interval. SYNC* is latched on the rising edge of CLOCK.
CLOCK	Clock input (TTL compatible). The rising edge of CLOCK latches the P0-P7, OL0, OL1, SYNC*, and BLANK* inputs. It is typically the pixel clock rate of the video system. It is recommended that CLOCK be driven by a dedicated TTL buffer to avoid reflection-induced jitter.
P0-P7	Pixel select inputs (TTL compatible). These inputs specify, on a pixel basis, which 1 of the 256 entries in the color palette RAM is to be used to provide color information. They are latched on the rising edge of CLOCK. P0 is the LSB. Unused inputs should be connected to GND.
OL0, OL1	Overlay select inputs (TTL compatible). These inputs specify which palette is to be used to provide color information, as specified in Table 3. When accessing the overlay palette, the P0–P7 inputs are ignored. They are latched on the rising edge of CLOCK. OL0 is the LSB. Unused inputs should be connected to GND.
IOR, IOG, IOB	Red, green, and blue current outputs. These high-impedance current sources can directly drive a doubly-terminated 75 Ω coaxial cable (Figure 4 in the PC Board Layout Considerations section). All outputs, whether used or not, should have the same output load.
ISYNC	Sync current output. This high-impedance current source is typically connected directly to the IOG output (Figure 4) and is used to encode sync information onto the green channel. ISYNC does not output any current while SYNC* is a logical zero. The amount of current output while SYNC* is a logical one is:
	ISYNC (mA) = 1,728 * VREF (V) / RSET (Ω)
	If sync information is not required on the green channel, this output should be connected to GND.
FS ADJUST	Full-scale adjust control. A resistor (RSET) connected between this pin and GND controls the magnitude of the full-scale video signal (Figure 4). The IRE relationships in Figure 3 are maintained, regardless of the full-scale output current.
	The relationship between RSET and the full-scale output current on IOG is (assuming ISYNC is connected to IOG):
	RSET (Ω) = 6,047 * VREF (V) / IOG (mA)
	The relationship between RSET and the full-scale output current on IOR and IOB is:
	IOR, IOB (mA) = 4,319 * VREF (V) / RSET (Ω)


Pin Descriptions (continued)


Pin Name	Description
СОМР	Compensation pin. This pin provides compensation for the internal reference amplifier. A 0.1 µF ceramic capacitor must be connected between this pin and VAA (Figure 4). The COMP capacitor must be as close to the device as possible to keep lead lengths to an absolute minimum. The PC Board Layout Considerations section contains critical layout criteria.
VREF	Voltage reference input. An external voltage reference circuit, such as that shown in Figure 4, must supply this input with a 1.2 V (typical) reference. The Bt453 has an internal pullup resistor between VREF and VAA. As the value of this resistor may vary slightly with process variations, the use of a resistor divider network to generate the reference voltage is not recommended. A 0.1 µF ceramic capacitor is used to decouple this input to VAA, as shown in Figure 4. If VAA is excessively noisy, better performance may be obtained by decoupling VREF to GND. The decoupling capacitor must be as close to the device as possible to keep lead lengths to an absolute minimum. Refer to the PC Board Layout Considerations section for critical layout criteria.
VAA	Analog power. All VAA pins must be connected together on the same PCB plane to prevent latchup. Refer to the PC Board Layout Considerations section for critical layout criteria.
GND	Analog ground. All GND pins must be connected together on the same PCB plane to prevent latchup. Refer to the PC Board Layout Considerations section for critical layout criteria.
CS*	Chip select control input (TTL compatible). This input must be a logical zero to enable data to be written to or read from the device. While CS* is a logical zero, the IOR, IOG, and IOB outputs are forced to the black level. The Bt453 will not function correctly while CS*, RD*, and WR* are simultaneously a logical zero.
WR*	Write control input (TTL compatible). To write data to the device, both CS* and WR* must be a logical zero. Data is latched on the rising edge of WR* or CS*, whichever occurs first (see Figure 1).
RD*	Read control input (TTL compatible). To read data from the device, both CS* and RD* must be a logical zero (see Figure 1).
C0, C1	Command control inputs (TTL compatible). C0 and C1 specify the type of read or write operation being performed, as listed in Table 1.
D0-D7	Data bus (TTL compatible). Data is transferred into and out of the device over this 8-bit bidirectional data bus. D0 is the least significant bit.

Pin Descriptions (continued)

40-pin DIP Package

44-pin Plastic J-Lead (PLCC) Package





PC Board Layout Considerations

PC Board Considerations

For optimum performance of the Bt453, proper CMOS RAMDAC layout techniques should be studied in the Bt451/7/8 Evaluation Module Operation and Measurements, Application Note (AN-16), before PC board layout is begun. This application note can be found in Brooktree's *Applications Handbook*.

The layout should be optimized for lowest noise on the Bt453 power and ground planes by providing good decoupling. The trace length between groups of VAA and GND pins should be as short as possible to minimize inductive ringing.

A well-designed power distribution network is critical to eliminating digital switching noise. The ground plane must provide a low-impedance return path for the digital circuits. A PC board with a minimum of four layers is recommended, with layers 1 (top) and 4 (bottom) for signals and layers 2 and 3 for power and ground.

Component Placement

Components should be placed as close as possible to the associated RAMDAC pin. Whenever possible, components should be placed so traces can be connected point to point.

The optimum layout enables the Bt453 to be located as close as possible to the power supply connector and the video output connector.

Ground Planes

For optimum performance, a common digital and analog ground plane is recommended.

Power Planes

Separate digital and analog power planes are recommended. The digital power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all Bt453 power pins, VREF circuitry, and COMP and VREF decoupling. There should be at least a 1/8-inch gap between the digital power plane and the analog power plane.

The analog power plane should be connected to the digital power plane (VCC) at a single point through a ferrite bead, as illustrated in Figure 4. This bead should be located within 3 inches of the Bt453. The bead provides resistance to switching currents, acting as a resistance at high frequencies. A low-resistance bead should be used, such as Ferroxcube 5659065-3B, Fair-Rite 2743001111, or TDK BF45-4001.

Device Decoupling

For optimum performance, all capacitors should be located as close as possible to the device, and the shortest possible leads (consistent with reliable operation) should be used to reduce the lead inductance. Chip capacitors are recommended for minimum lead inductance. Radial lead ceramic capacitors may be substituted for chip capacitors and are better than axial lead capacitors for self-resonance. Values are chosen to have self-resonance above the pixel clock.

Power Supply Decoupling

The best power supply decoupling performance is obtained with a 0.1 μ F ceramic capacitor, decoupling each of the three groups of VAA pins to GND. For operation above 75 MHz, a 0.1 μ F capacitor in parallel with a 0.01 μ F chip capacitor is recommended. The capacitors should be placed as close as possible to the device VAA and GND pins and connected with short, wide traces.

The 10 µF capacitor shown in Figure 4 is for low-frequency power supply ripple; the 0.1 µF capacitors are for high-frequency power supply noise rejection.

When a linear regulator is used, the power-up sequence must be verified to prevent latchup. A linear regulator is recommended to filter the analog power supply if the power supply noise is greater than or equal to 200 mV. This is especially important when a switching power supply is used, and the switching frequency is close to the raster scan frequency. About 10 percent of the power supply hum and ripple noise less than 1 MHz will couple onto the analog outputs.

COMP Decoupling

The COMP pin must be decoupled to VAA, typically with a $0.1~\mu F$ ceramic capacitor. Low-frequency supply noise will require a larger value. The COMP capacitor must be as close as possible to the COMP and VAA pins. A surface-mount ceramic chip capacitor is preferred for minimal lead inductance. Lead inductance degrades the noise rejection of the circuit. Short, wide traces will also reduce lead inductance.

If the display has a ghosting problem, additional capacitance in parallel with the COMP capacitor may help.

VREF Decoupling

A 0.1 µF ceramic capacitor should be used to decouple this input to GND.

Bt453 Brooktree[®]

PC Board Layout Considerations (continued)

Digital Signal Interconnect

The digital inputs to the Bt453 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane or analog output signals.

Most of the noise on the analog outputs will be caused by excessive edge rates (less than 3 ns), overshoot, undershoot, and ringing on the digital inputs.

The digital edge rates should not be faster than necessary, as feedthrough noise is proportional to the digital edge rates. Lower-speed applications will benefit from using lower-speed logic (3–5 ns edge rates) to reduce data-related noise on the analog outputs.

Transmission lines will mismatch if the lines do not match the source and destination impedance. This will degrade signal fidelity if the line length reflection time is greater than one fourth the signal edge time (refer to Brooktree Application Notes AN-11 and AN-12). Line termination or line-length reduction is the solution. For example, logic edge rates of 2 ns require line lengths of less than 4 inches without use of termination. Ringing may be reduced by damping the line with a series resistor (30–300 Ω). The RS-select inputs and RD*/WR* lines must be verified for proper levels with no ringing, undershoot, or overshoot. Ringing on these lines can cause improper operation.

Radiation of digital signals can also be picked up by the analog circuitry. This is prevented by reducing the digital edge rates (rise/fall time), minimizing ringing with damping resistors, and minimizing coupling through PC board capacitance by routing the digital signals at a 90 degree angle to any analog signals.

The clock driver and all other digital devices must be adequately decoupled to prevent noise generated by the digital devices from coupling into the analog circuitry.

Clock Interfacing

The Bt453 requires a pixel clock with monotonic clock edges for proper operation. Impedance mismatch on the pixel clock line will induce reflections on the pixel clock, which may cause erratic operation.

The Pixel Clock Pulse Width High Time and Pixel Clock Pulse Width Low Time minimum specifications (see the AC Characteristics section) must not be violated, or erratic operation can occur.

The pixel clock line must be terminated to prevent impedance mismatch. A series termination of 33–68 Ω placed at the pixel clock driver may be used, or a parallel termination may be used at the pixel clock input to the RAMDAC. A parallel termination of 220 Ω to VCC and 330 Ω to ground will provide a Thevenin equivalent of a 110 Ω termination, which is normally

sufficient to absorb reflections. The series or parallel resistor values should be adjusted to provide the optimum clock signal fidelity.

MPU Control Signal Interfacing

The Bt453 uses the RD*, WR*, and RS lines to determine which MPU accesses will take place. Glitches or ringing on any of these lines may cause improper MPU operation. When a VGA controller with edge rate control is used on these lines, a series termination is not necessary. In non-VGA controller application or in applications where the MPU control signals are daisy chained, a series termination, pull-down resistors, or additional capacitance to ground should be used to prevent glitches that could cause improper MPU accesses.

Analog Signal Interconnect

The Bt453 should be located as close as possible to the output connectors to minimize noise pickup and reflections caused by impedance mismatch.

The analog outputs are susceptible to crosstalk from digital lines; digital traces must not be routed under or adjacent to the analog output traces.

To maximize the high-frequency power supply rejection, the video output signals should not overlay the analog power plane.

For maximum performance, the analog video output impedance, cable impedance, and load impedance should be the same. The load resistor connection between the video outputs and GND should be as close as possible to the Bt453 to minimize reflections. Unused analog outputs should be connected to GND.

Analog output video edges exceeding the CRT monitor bandwidth can be reflected, producing cablelength dependent ghosts. Simple pulse filters can reduce high-frequency energy, reducing EMI and noise. The filter impedance must match the line impedance.


Analog Output Protection

The Bt453 analog output should be protected against high-energy discharges, such as those from monitor arc-over or from hot-switching AC-coupled monitors.

The diode protection circuit shown in Figure 4 can prevent latchup under severe discharge conditions without adversely degrading analog transition times. The 1N4148/9 parts are low-capacitance, fast-switching diodes, which are also available in multiple-device packages (FSA250X or FSA270X) or surface-mountable pairs (BAV99 or MMBD7001).

4-12 **SECTION 4**

PC Board Layout Considerations (continued)



Location	Description	Vendor Part Number
C1–C6 C7 L1 R1, R2, R3 RSET Z1	0.1 μF ceramic capacitor 10 μF tantalum capacitor ferrite bead 75 Ω 1% metal film resistor 280 Ω 1% metal film resistor 1.2 V voltage reference	Erie RPE112Z5U104M50V Mallory CSR13G106KM Fair-Rite 2743001111 Dale CMF-55C Dale CMF-55C National Semiconductor LM385BZ-1.2

Note: The vendor numbers above are listed only as a guide. Substitution of devices with similar characteristics will not affect the performance of the Bt453.

Figure 4. Typical Connection Diagram and Parts List.

Recommended Operating Conditions

Symbol	Min	Тур	Max	Units
VAA	4.75	5.00	5.25	V
TA	0		+70	°C
RL		37.5		Ω
VREF	1.14	1.235	1.26	v
RSET		280		Ω
ľ				
	VAA TA RL VREF	VAA 4.75 TA 0 RL VREF 1.14	VAA 4.75 5.00 TA 0 RL 37.5 VREF 1.14 1.235	VAA 4.75 5.00 5.25 TA 0 +70 RL 37.5 VREF 1.14 1.235 1.26

Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Units
VAA (measured to GND)				7.0	v
Voltage on Any Signal Pin (Note 1)		GND-0.5		VAA + 0.5	v
Analog Output Short Circuit Duration to Any Power Supply or Common	ISC		indefinite		
Ambient Operating Temperature Storage Temperature Junction Temperature Ceramic Package Plastic Package	TA TS TJ	-55 -65		+125 +150 +175 +150	°C °C °C
Soldering Temperature (5 seconds, 1/4" from pin)	TSOL			260	°C
Vapor Phase Soldering (1 minute)	TVSOL		i	220	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: This device employs high-impedance CMOS devices on all signal pins. It should be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the power supply voltage by more than +0.5 V can induce destructive latchup.

DC Characteristics

Parameter	Symbol	Min	Тур	Max	Units
Resolution (each DAC)		8	8	8	Bits
Accuracy (each DAC) Integral Linearity Error	l IL		;	±1	LSB
Differential Linearity Error	DL			±1	LSB
Gray-Scale Error				±5	% Gray Scale
Monotonicity			guaranteed		n:
Coding					Binary
Digital Inputs					• •
Input High Voltage	VIH	2.0		VAA + 0.5	V V
Input Low Voltage	VIL	GND-0.5	'	0.8 1	ν μA
Input High Current (Vin = 2.4 V)	IIH IIL			_1 _1	μA
Input Low Current (Vin = 0.4 V) Input Capacitance	CIN		10		pF
(f = 1 MHz, Vin = 2.4 V)					P-
Digital Outputs					
Output High Voltage	VOH	2.4			V
$(IOH = -400 \mu\text{A})$				0.4	V
Output Low Voltage	VOL			0.4	
(IOL = 3.2 mA)	IOZ			10	μА
3-State Current Output Capacitance	CDOUT		20	10	pF
Output Capacitance	CDOCI				F-
Analog Outputs		15		22	mA
Gray-Scale Current Range		15			1 11/1
Output Current White Level Relative to Blank		17.69	19.05	20.40	mA
White Level Relative to Black		16.74	17.62	18.50	mA
Black Level Relative to Blank		0.95	1.44	1.90	mA
Blank Level on IOR, IOB		0	5	50	μА
Blank Level on IOG		6.29	7.62	8.96	mA
Sync Level on IOG		0	5	50	μA
LSB Size	1		69.1	_	μA
DAC-to-DAC Matching (25–70° C.)			2	5	%
Output Compliance	VOC	-1.0	10	+1.4	V kΩ
Output Impedance	RAOUT		10 30		pF
Output Capacitance (f = 1 MHz, IOUT = 0 mA)	CAOUT		30		pr
Voltage Reference Input Current	IREF		10		μА
Power Supply Rejection Ratio (COMP = 0.1 μF, f = 1 kHz)	PSRR		0.12	0.5	% / % ΔVAA

Test conditions (unless otherwise specified): "Recommended Operating Conditions" with RSET = $280 \,\Omega$, VREF = $1.235 \, V$, and ISYNC connected to IOG. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., $5 \, V$.

AC Characteristics

		66 MHz Devices		40	MHz Dev	ices		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Units
Clock Rate	Fmax			66			40	MHz
CS*, C0, C1 Setup Time CS*, C0, C1 Hold Time	1 2	35 35			35 35			ns ns
RD*, WR* High Time RD* Asserted to Data Bus Driven RD* Asserted to Data Valid RD* Negated to Data Bus 3-Stated	3 4 5 6	25 5		100 15	25 5		100 15	ns ns ns
WR* Low Time Write Data Setup Time Write Data Hold Time	7 8 9	50 35 5			50 35 5			ns ns ns
Pixel and Control Setup Time Pixel and Control Hold Time	10 11	5 2			7 3			ns ns
Clock Cycle Time Clock Pulse Width High Time Clock Pulse Width Low Time	12 13 14	15 5 5			25 7 7			ns ns ns
Analog Output Delay Analog Output Rise/Fall Time Analog Output Settling Time (Note 1) Clock and Data Feedthrough (Note 1) Glitch Impulse (Note 1) DAC-to-DAC Crosstalk Analog Output Skew	15 16 17		20 3 25 -48 50 -22 1	30		20 3 25 -48 50 -22 1	30 2	ns ns dB pV-sec dB ns
Pipeline Delay	18	2	2	2	2	2	2	Clocks
VAA Supply Current (Note 2)	IAA		220	275		190	250	mA

Test conditions (unless otherwise specified): "Recommended Operating Conditions" with RSET = $280~\Omega$, VREF = 1.235~V, and ISYNC connected to IOG. TTL input values are 0-3~V with input rise/fall times $\le 4~n$ s, measured between the 10-percent and 90-percent points. Timing reference points at 50~p percent for inputs and outputs. Analog output load $\le 10~p$ F and D0-D7 output load $\le 75~p$ F. See timing waveforms and notes in Figures 5~and 6. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., 5~V.

Note 1: Clock and data feedthrough is a function of the number of edge rates, and the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a 1 kΩ resistor to ground and are driven by 74HC logic.
 Settling time does not include clock and data feedthrough. Glitch impulse includes clock and data feedthrough, and -3 dB test bandwidth = 2x clock rate.

Note 2: At Fmax. IAA (typ) at VAA = 5.0 V. IAA (max) at VAA = 5.25 V.

Timing Waveforms





Figure 5. MPU Read/Write Timing Dimensions.




- Note 1: Output delay is measured from the 50-percent point of the rising edge of CLOCK to the 50-percent point of full-scale transition.
- Note 2: Settling time is measured from the 50-percent point of full-scale transition to the output remaining within ± 1 LSB.
- Note 3: Output rise/fall time is measured between the 10-percent and 90-percent points of full-scale transition.

Figure 6. Video Input/Output Timing.


Ordering Information

Model Number	Speed	Package	Ambient Temperature Range
Bt453KP66	66 MHz	40-pin 0.6" Plastic DIP	0° to 1 70° C
Bt453KPJ66	66 MHz	44-pin Plastic J-Lead	0° to +70° C
Bt453KC66	66 MHz	40-pin 0.6" CERDIP	0° to +70° C
Bt453KC	40 MHz	40-pin 0.6" CERDIP	0° to +70° C
Bt453KP	40 MHz	40-pin 0.6" Plastic DIP	0° to +70° C
Bt453KPJ	40 MHz	44-pin Plastic J-Lead	0° to +70° C

Device Circuit Data



Equivalent Circuit of the Reference Amplifier.



Equivalent Circuit of the Current Output (IOG).