Designer's Data Sheet

TMOS IV Power Field Effect Transistors

N-Channel Enhancement-Mode Silicon Gate

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a **Discrete Fast Recovery Diode**
- Diode is Characterized for Use in Bridge Circuits
- DC Equivalent to BUZ11

MAXIMUM RATINGS (T.J = 25°C unless otherwise noted)


Rating	Symbol	Value	Unit	
Drain-Source Voltage	VDSS	50	Vdc	
Drain-Gate Voltage (RGS = 1 MΩ)	VDGR	50	Vdc	
Gate-Source Voltage — Continuous — Non-repetitive (tp ≤ 50 µs)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk	
Drain Current — Continuous (T _C = 25°C) — Pulsed	ID IDM	45 145	Adc	
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	125 1	Watts W/°C	
Operating and Storage Temperature Range	Tj, T _{stg}	-65 to 150	°C	


THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	MTM45N05E MTP45N05E	R _{ØJC} R _{ØJA}	1.0 30 62.5	*C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		TL	276	မှ



TMOS POWER FETS 45 AMPERES rDS(on) = 0.035 OHM 50 VOLTS









Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTM/MTP45N05E

ELECTRICAL CHARACTERISTICS (T		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					<u> </u>
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)		V(BR)DSS	50	_	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ	= 125°C)	loss	=	10	μΑ
Gate-Body Leakage Current, Forward		IGSSF		100	nAdc
Gate-Body Leakage Current, Reverse		IGSSR	_	100	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage		V _{GS(th)}			Vdc
(VDS = VGS, ID = 250 μA) TJ = 100°C		Goțal	2.0 1.5	4 3.5	
Static Drain-Source On-Resistance (V	GS = 10 Vde, ID = 29 Ade)	FDS(on)	***	0.035	Ohm
Drain-Source On-Voltage (VGS = 10 (ID = 45 Adc) (ID = 22.5 Adc, TJ = 100°C)	v) .	V _{DS(on)}	=	1.5 0.9	Vde
Forward Transconductance (Vps = 1	5 V, (p = 29 A)	9 _{FS}	17	_	mhos
DRAIN-TO-SOURCE AVALANCHE CHAR					
Unclamped Inductive Switching Energy (ID = 145 A, VDD = 25 V, TC = 25' (ID = 45 A, VDD = 25 V, TC = 25' (ID = 45 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 25 V, TC = 100 (ID = 18 A, VDD = 25 V, TC = 25 V, TC = 100 (ID = 18 A, VDD = 18 A, VDD = 100 (ID = 18 A, VDD = 18 A, VDD = 100 (ID = 18 A, VDD = 18 A, VDD = 100 (ID = 18 A, VDD = 18 A, VDD = 100 (ID = 18 A, VDD = 18 A, VDD = 100 (ID = 18 A, VDD	°C, Single Pulse, Non-repetitive)	WDSR	=	50 110 40	mJ
DYNAMIC CHARACTERISTICS	4, 1.44. 4 45 ps, buty cycle 4 1.64			40	<u> </u>
Input Capacitance		Ciss		3000	ρF
Output Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz)	C _{OSS}		1500	1 "
Reverse Transfer Capacitance	See Figure 16	Crss		400	{
WITCHING CHARACTERISTICS* (TJ =	: 100°C)	9188		400	L
Turn-On Delay Time		td(on)		25	ns
Rise Time	(V _{DD} = 25 V, I _D = 29 A	tr		60	
Turn-Off Delay Time	Rgen = 4.7 ohms)	td(off)		70	1
Fall Time	See Figure 9	tį		25	1
Total Gate Charge		Q	55 (Typ)	60	nC
Gate-Source Charge	(Vps = 0.8 Rated Vpss, lp = Rated lp, Vss = 10 V)	Qgs	30 (Typ)	_	
Gate-Drain Charge	See Figures 17 and 18	Ogd	25 (Typ)	_	1
SOURCE DRAIN DIODE CHARACTERIST	rics+	-80			
Forward On-Voltage	(to - 40 A	Vsp	1.8 (Typ)	2.2	Vdc
Forward Turn-On Time	(IS = 46 A VGS = 0	ton	Limited	by stray ind	uctance
Reverse Recovery Time	dig/dt = 100 A/μs)	ter	200 (Typ)		ns
NTERNAL PACKAGE INDUCTANCE (TO)-204)				
Internal Orain Inductance (Measured from the contact screw to the source pin and the center of		Ч	5 (Typ)		nH
Internal Source Inductance (Measured from the source pin, 0.2 to the source bond pad)	6* from the package	lg .	12.5 (Typ)	_	
NTERNAL PACKAGE INDUCTANCE (TO)-220)				
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.25		Ld	3.5 (Typ) 4.5 (Typ)	=	nH
Internal Source Inductance (Measured from the source lead 0.2	25° from package to source bond pad.)	Lg	7.5 (Typ)		

^{*}Pulse Yest: Pulse Width < 300 µs, Duty Cycle < 2%.

MTM/MTP45N05E

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature






Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Blas Safe Operating Area

Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward blased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{\{BR\}DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

MTM/MTP45N05E

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present, Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl₈/dt is specified with a maximum value. Higher values of dl₉/dt require an appropriate derating of I_{FM}, peak V_{DS} or both. Ultimately dl₉/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{TT} as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

V_R is specified at 80% of V_{(BR)DSS} to ensure that the CSOA stress is maximized as is decays from I_{RM} to zero.

Rgs should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dVpg/dt in excess of 10 V/ns was attained with dlg/dt of 400 A/µs.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area
Test Circuit





Figure 15. Unclamped Inductive Switching Waveforms








Figure 16. Capacitance Variation

Figure 17. Gate Charge versus Gate-to-Source Voltage




Figure 18. Gate Charge Test Circuit

