


FEATURES

- Spread Spectrum Clock Generator with selectable multiplier from 1x to 6x outputs.
- Output frequency ranges: 10MHz to 180MHz.
- Modulates external clocks including crystals, crystal oscillators and ceramic resonators.
- Selectable Center Spread Modulation.
- Selectable Modulation rate.
- TTL/CMOS compatible outputs.
- 3.3V Operating Voltage.
- Low short term jitter.
- Available in 8-Pin 150mil SOIC.

DESCRIPTIONS

The PLL701-01/02/04/06 is a Spread Spectrum Clock Generator designed for the purpose of reducing EMI in high-speed digital systems. Any output frequency from 10 to 180MHz can be selected by programming 6 multiplier modes. The device is designed to operate over a very wide range of input frequencies and provides 1x to 6x modulated clock outputs.

PIN CONFIGURATION



 $XIN/FIN = 10 \sim 30 MHz$

Note: $^{\circ}$: Internal pull-up resistor (120k Ω for SD, 30 k Ω for SC0-SC2). *: The value of SD is latched upon power-up. The internal pull-up resistor results in a default high value when no pull-down resistor is connected to this pin (recommended external pull-down resistor of 27 k Ω).


OUTPUT CLOCK (FOUT) SELECTION

SD SC	SC2	SC1	SC0	FOUT (-01)	FOUT (-02)	FOUT (-04)	FOUT (-06)	SST Modulation			
	302							Magnitude	Freq.		Туре
1	0	0	0	X1	X2	X4	Х6	0.50%		С	±0.25%
1	0	0	1	X1	X2	X4	Х6	1.00%	Fin / 512	С	±0.5%
0	0	0	1	X1	X2	X4	Х6	1.00%		D	-1.0%
1	0	1	0	X1	X2	X4	Х6	1.50%		С	±0.75%
0	0	1	0	X1	X2	X4	Х6	1.30%		Α	+0.25% ~ -1.25%
1	0	1	1	X1	X2	X4	Х6	2.00%		С	±1.0%
0	0	1	1	X1	X2	X4	Х6	2.50% 2.50% 3.00% 3.50%		Α	+0.5% ~ -1.5%
1	1	0	0	X1	X2	X4	Х6			С	±1.25%
0	1	0	0	X1	X2	X4	Х6			Α	+0.75% ~ -1.75%
1	1	0	1	X1	X2	X4	Х6			С	±1.5%
0	1	0	1	X1	X2	X4	Х6			Α	+1.0% ~ -2.0%
1	1	1	0	X1	X2	X4	Х6			С	±1.75%
0	1	1	0	X1	X2	X4	Х6			Α	+1.25% ~ -2.25%
1	1	1	1	X1	X2	Х4	Х6	OFF	-		

Notes: C: Center Spread. A: Asymmetric Spread. D: Down Spread.



BLOCK DIAGRAM



PIN DESCRIPTIONS

Name Number Type		Туре	Description				
XIN/FIN	XIN/FIN 1 I		Crystal input to be connected to fundamental parallel mode crystal.(C_L =18pF) or clock input.				
XOUT/SD 2 B At power-up, this pin is an input pin to select modulation rate. After input sampling, this pin is crystal output. Has internal pull up resistor.			At power-up, this pin is an input pin to select modulation rate. After input sampling, this pin is crystal output. Has internal pull up resistor.				
SC0	3	I	Digital control input to select output frequency. Has internal pull-up.				
SC1	4	I	Digital control input to select output frequency. Has internal pull-up.				
SC2	7	I	Digital control input to select output frequency. Has internal pull-up.				
VDD	8	Р	3.3V Power Supply.				
FOUT 6		0	Modulated Clock Frequency Output. The frequency before modulation is synthesized by multiplying the input frequency by 1X, 2X, 4X, 6X depending on the part number (PLL701-01, -02, -04, -06).				
GND	5	Р	Ground.				

FUNCTIONAL DESCRIPTION

Selectable spread spectrum and modulation rates

The PLL701-01/02/04/06 provides selectable spread spectrum modulation, as well as selectable modulation rate. Selection is made by connecting specific pins to a logical "zero" or "one", according to the output clock selection table and modulation rate selection table on page 1.

In order to reduce the number of pins on the chip, the PLL701-01/02/04/06 uses pin 2 (XOUT/SD) as a bidirectional pin. The pin serves as modulation rate selector input (SD) upon power-up (see modulation rate table on page 1), and as XOUT crystal connection as soon as the input has been latched.

Pins 3 (SC0), 4 (SC1), and 7 (SC2) are used as inputs to select the spread spectrum modulation as shown on the output clock selection table (page 1).




Connecting a selection pin to a logical "one"

All selection pins have an internal pull-up resistor ($30k\Omega$ for pins 3, 4, 7, and $120k\Omega$ for pin 2). This internal pull-up resistor will pull the input value to a logical "one" (pull-up) by default, i.e. when no resistive load is connected between the pin and GND. No external pull-up resistor is therefore required for connecting a logical "one" upon power-up.

Connecting a selection pin to a logical "zero"

For an input only pin, i.e. pins 3 (SC0), 4 (SC1), and 7 (SC2), the pin simply needs to be grounded to pull the input down to a logical "zero". Connecting the bi-directional pin (SD) to a logical "zero" will however require the use of an external loading resistor between the pin and GND that has to be sufficiently small (compared to the internal pull-up resistor) so that the pin voltage be pulled below 0.8V (logical "zero"). In order to avoid loading effects when the pin serves as output, the value of the external pull-down resistor should however be kept as large as possible. In general, it is recommended to use an external resistor of around $27k\Omega$ (see Application Diagram).

APPLICATION DIAGRAM FOR OUTPUT AND MODULATION SELECTION





ELECTRICAL SPECIFICATIONS

1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V_{DD}	V _{SS} -0.5	6	V
Input Voltage Range	VI	V _{SS} -0.5	V _{DD} +0.5	V
Output Voltage Range	Vo	Vss-0.5	V _{DD} +0.5	V
Soldering Temperature			260	°C
Storage Temperature	Ts	-65	150	°C
Ambient Operating Temperature*	ТА	-40	85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

2. DC/AC Specification

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Voltage	V_{DD}		3.15		3.45	V
Input High Voltage	ViH		0.7*VDD			V
Input Low Voltage	VIL				0.3*VDD	V
Input High Current	Іін				100	μΑ
Input Low Current	IIL				100	μА
Output High Voltage	Vон	I _{OH} =5mA, VDD=3.3V	2.4			
Output Low Voltage	Vol	I _{OL} =6mA, VDD=3.3V			0.4	
Input Frequency	FXIN	When using a crystal	10		30	MHz
input Frequency	Fin	When using reference clock	10		30	MHz
Maximum interruption of F _{IN}		When using reference clock			100	μs
Load Capacitance	CL	Between Pin XIN and XOUT*		18		pF
Pull-up Resistor	R _{up}	PIN 2		120		kΩ
Pull-up Resistor	Rup	PIN 3, 4, 7		30		kΩ
Short Circuit Current	I _{sc}			25		mA
3.3V Dynamic Supply Current	Icc	No Load		20		mA

^{*}Note: Pin XIN and XOUT each has a 36pF capacitance. When used with a XTAL, the two capacitors combined load the crystal with 18pF. If driving XIN with a reference clock signal, the load capacitance will be 36pF (typical).

^{*} Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for INDUSTRIAL grade only.




3. TIMING CHARACTERISTICS


PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Rise Time	Tr	Measured at 0.8V ~ 2.0V @ 3.3V	0.8	0.95	1.1	ns
Fall Time	T_f	Measured at 2.0V ~ 0.8V @ 3.3V	0.78	0.85	0.9	ns
Output Duty Cycle	Dτ		45	50	55	%
Cycle to Cycle Jitter	Тсус-сус	FOUT=48MHz @ 3.3V			100	ps
Cycle to Cycle Jitter	Тсус-сус	FOUT=72MHz @ 3.3V			100	ps



PACKAGE INFORMATION



ORDERING INFORMATION



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.