




## Contents

|  |          |  |           |
|--|----------|--|-----------|
| <b>Pin Configuration</b> .....                   | <b>3</b> | <b>Ordering Information</b> .....                    | <b>9</b>  |
| <b>Pin Description</b> .....                     | <b>3</b> | Ordering Code Definitions .....                      | 9         |
| <b>Overview</b> .....                            | <b>4</b> | <b>Package Drawing and Dimensions</b> .....          | <b>10</b> |
| <b>Input Frequency Range and Selection</b> ..... | <b>4</b> | <b>Acronyms</b> .....                                | <b>11</b> |
| <b>Spread% Selection</b> .....                   | <b>4</b> | <b>Document Conventions</b> .....                    | <b>11</b> |
| <b>3-Level Digital Inputs</b> .....              | <b>5</b> | Units of Measure .....                               | 11        |
| <b>Modulation Rate</b> .....                     | <b>5</b> | <b>Document History Page</b> .....                   | <b>12</b> |
| <b>Maximum Ratings</b> .....                     | <b>6</b> | <b>Sales, Solutions, and Legal Information</b> ..... | <b>13</b> |
| <b>DC Electrical Characteristics</b> .....       | <b>6</b> | Worldwide Sales and Design Support .....             | 13        |
| <b>Timing Electrical Characteristics</b> .....   | <b>6</b> | Products .....                                       | 13        |
| <b>Characteristics Curves</b> .....              | <b>7</b> | PSoC Solutions .....                                 | 13        |
| <b>SSCG Profiles</b> .....                       | <b>8</b> |  |           |
| <b>Application Schematic</b> .....               | <b>9</b> |  |           |

## Pin Configuration

### 8-pin SOIC



## Pin Description

| Pin | Name    | Description  |
|-----|---------|--|
| 1   | XIN/CLK | Clock, Crystal, or Ceramic Resonator Input Pin.  |
| 2   | Vss     | Power Supply Ground.   |
| 3   | S0      | <b>Digital Spread% Control Pin. 3-Level input (H-M-L).</b> Default = M.  |
| 4   | SSCLK   | <b>Modulated Spread Spectrum Output Clock.</b> The output frequency is referenced to input frequency. Refer to <a href="#">Table 2 on page 4</a> for the amount of modulation (Spread%). |
| 5   | REFCLK  | <b>Unmodulated Reference Clock Output.</b> The unmodulated output frequency is the same as the input frequency.  |
| 6   | PD#     | <b>Power Down Control Pin.</b> Default = H (Vdd).  |
| 7   | Vdd     | Positive Power Supply.   |
| 8   | XOUT    | <b>Clock, Crystal, or Ceramic Resonator Output Pin.</b> Leave this pin unconnected if an external clock is used at X <sub>IN</sub> pin.  |

## Overview

The Cypress CY25819 products are Spread Spectrum Clock Generator (SSCG) ICs used for the purpose of reducing EMI found in today's high-speed digital electronic systems. The devices use a Cypress proprietary phase-locked loop (PLL) and Spread Spectrum Clock (SSC) technology to synthesize and modulate the frequency of the input clock. By frequency modulating the clock, the measured EMI at the fundamental and harmonic frequencies is greatly reduced. This reduction in radiated energy can significantly reduce the cost of complying with regulatory agency requirements and improve time to market without degrading system performance.

The input frequency range is 8–16 MHz for the CY25818 and 16–32 MHz for the CY25819. Both products accept external clock, crystal, or ceramic resonator inputs.

The CY25819 provide separate modulated (SSCLK) and unmodulated reference (REFCLK) clock outputs which are the same frequency as the input clock frequency. Down spread frequency modulation can be selected by the user, based on three discrete values of Spread%. A separate power down function is also provided.

**Table 2. Spread% Selection**

| XIN (MHz) | Product | S0 = 1   | S0 = 0   | S0 = M   |
|-----------|---------|----------|----------|----------|
|           |         | Down (%) | Down (%) | Down (%) |
| 16–20     | CY25819 | –3.0     | –2.2     | –0.7     |
| 20–24     | CY25819 | –2.7     | –1.9     | –0.6     |
| 24–28     | CY25819 | –2.5     | –1.8     | –0.6     |
| 28–32     | CY25819 | –2.3     | –1.7     | –0.5     |

The CY25819 products are available in an 8-pin SOIC (150-mil) package with a commercial operating temperature range of 0–70 °C. Contact Cypress for availability of –40 to +85 °C industrial temperature range operation or TSSOP package versions.

## Input Frequency Range and Selection

CY25819 input frequency range is 8–32 MHz. This range is divided into two segments, as given in [Table 1](#).

**Table 1. Input and Output Frequency Selection**

| Product | Input/Output Frequency Range |
|---------|------------------------------|
| CY25819 | 16–32 MHz                    |

## Spread% Selection

CY25818/19 SSCG products provide Down-Spread frequency modulation. The amount of Spread% is selected by using 3-Level S0 digital input. Spread% values are given in [Table 2](#).

### 3-Level Digital Inputs

S0 digital input is designed to sense three logic levels designated as HIGH “1”, LOW “0”, and MIDDLE “M”. With this 3-Level digital input logic, the 3-Level logic is able to detect three different logic levels.

The S0 pin includes an on-chip 20K (10K/10K) resistor divider. No external application resistors are needed to implement 3-Level logic, as follows.


Logic Level “0”: 3-Level logic pin connected to GND.

Logic Level “M”: 3-Level logic pin left floating (no connection).

Logic Level “1”: 3-Level logic pin connected to Vdd.

Figure 1 illustrates how to implement 3-Level Logic.

**Figure 1. 3-Level Logic**



### Modulation Rate

Spread Spectrum Clock Generators utilize frequency modulation (FM) to distribute energy over a specific band of frequencies. The maximum frequency of the clock (fmax) and minimum frequency of the clock (fmin) determine this band of frequencies. The time required to transition from fmin to fmax and back to fmin is the period of the Modulation Rate, Tmod. The Modulation Rates of SSCG clocks are generally referred to in terms of frequency, and fmod = 1/Tmod.

The input clock frequency, fin, and the internal divider determine the Modulation Rate.

In the case of CY25819 devices, the (Spread Spectrum) Modulation Rate, fmod, is given by the following formula:

$$f_{\text{mod}} = f_{\text{IN}} / \text{DR}$$

where fmod is the Modulation Rate, f<sub>IN</sub> is the Input Frequency, and DR is the Divider Ratio, as given in Table 3.

**Table 3. Modulation Rate Divider Ratios**

| Product | Input Frequency Range | Divider Ratio (DR) |
|---------|-----------------------|--------------------|
| CY25818 | 8–16 MHz              | 256                |
| CY25819 | 16–32 MHz             | 512                |

### Maximum Ratings<sup>[1, 2]</sup>

Supply Voltage (Vdd): ..... +5.5 V  
 Input Voltage Relative to Vdd: ..... Vdd + 0.3 V  
 Input Voltage Relative to Vss: ..... Vss + 0.3 V  
 Operating Temperature: ..... 0 °C to +70 °C  
 Storage Temperature: ..... -65 °C to +150 °C

### DC Electrical Characteristics

Vdd = 3.3 V ± 10%, T<sub>A</sub> = 0 °C to +70 °C and C<sub>L</sub> = 15 pF (unless otherwise noted)

| Parameter        | Description          | Conditions   | Min      | Typ      | Max      | Unit |
|------------------|----------------------|--|----------|----------|----------|------|
| Vdd              | Power Supply Range   |  | 2.97     | 3.3      | 3.63     | V    |
| V <sub>INH</sub> | Input HIGH Voltage   | S0 Input   | 0.85 Vdd | Vdd      | Vdd      | V    |
| V <sub>INM</sub> | Input MIDDLE Voltage | S0 Input   | 0.40 Vdd | 0.50 Vdd | 0.60 Vdd | V    |
| V <sub>INL</sub> | Input LOW Voltage    | S0 Input   | 0.0      | 0.0      | 0.15 Vdd | V    |
| V <sub>OH1</sub> | Output HIGH Voltage  | I <sub>OH</sub> = 4 mA, SSCLK and REFCLK             | 2.4      | –        | –        | V    |
| V <sub>OH2</sub> | Output HIGH Voltage  | I <sub>OH</sub> = 6 mA, SSCLK and REFCLK             | 2.0      | –        | –        | V    |
| V <sub>OL1</sub> | Output LOW Voltage   | I <sub>OL</sub> = 4 mA, SSCLK Output                 | –        | –        | 0.4      | V    |
| V <sub>OL2</sub> | Output LOW Voltage   | I <sub>OL</sub> = 10 mA, SSCLK Output                | –        | –        | 1.2      | V    |
| C <sub>IN1</sub> | Input Capacitance    | X <sub>IN</sub> (Pin 1) and X <sub>OUT</sub> (Pin 8) | 6.0      | 7.5      | 9.0      | pF   |
| C <sub>IN2</sub> | Input Capacitance    | All Digital Inputs                                   | 3.5      | 4.5      | 6.0      | pF   |
| I <sub>DD1</sub> | Power Supply Current | F <sub>IN</sub> = 8 MHz, no load                     | –        | 10.0     | 12.5     | mA   |
| I <sub>DD3</sub> | Power Supply Current | F <sub>IN</sub> = 32 MHz, no load                    | –        | 19.0     | 23.0     | mA   |
| I <sub>DD4</sub> | Power Supply Current | PD# = Vss  | –        | 150      | 250      | mA   |

### Timing Electrical Characteristics

Vdd = 3.3 V ± 10%, T<sub>A</sub> = 0 °C to +70 °C and C<sub>L</sub> = 15 pF (unless otherwise noted)

| Parameter | Description             | Conditions  | Min | Typ | Max | Unit |
|-----------|-------------------------|---|-----|-----|-----|------|
| ICKLFR1   | Input Frequency Range   | CY25818   | 8   | –   | 16  | MHz  |
| ICKLFR2   | Input Frequency Range   | CY25819   | 16  | –   | 32  | MHz  |
| trise1    | Clock Rise Time         | SSCLK and REFCLK, 0.4V to 2.4V                        | 2.0 | 3.0 | 4.0 | ns   |
| tfall1    | Clock Fall Time         | SSCLK and REFCLK, 0.4V to 2.4V                        | 2.0 | 3.0 | 4.0 | ns   |
| CDCin     | Input Clock Duty Cycle  | X <sub>IN</sub>                                       | 20  | 50  | 80  | %    |
| CDCout    | Output Clock Duty Cycle | SSCLK and REFCLK @ 1.5V                               | 45  | 50  | 55  | %    |
| CCJss     | Cycle-to-Cycle Jitter   | SSCLK; F <sub>IN</sub> = F <sub>OUT</sub> = 8–32 MHz  | –   | 250 | 350 | ps   |
| CCJref    | Cycle-to-Cycle Jitter   | REFCLK; F <sub>IN</sub> = F <sub>OUT</sub> = 8–32 MHz | –   | 275 | 375 | ps   |

**Notes**

1. Single Power Supply: The voltage on any input or I/O pin cannot exceed the power pin during power-up.
2. Operation at any Absolute Maximum Rating is not implied.

### Characteristics Curves

The following curves demonstrate the characteristic behavior of the CY25819 when tested over a number of environmental and application specific parameters. These are typical performance curves and are not meant to replace any parameter specified in [DC Electrical Characteristics on page 6](#) and [Timing Electrical Characteristics on page 6](#).

Figure 2. CCJ (ps) vs. Frequency (MHz)




Figure 3. Bandwidth% vs. Temperature




Figure 4. IDD (mA) vs. Frequency (MHz)






Figure 5. Bandwidth% vs. Vdd



### SSCG Profiles

CY25819 SSCG products use a non-linear “optimized” frequency profile as shown in Figure 6. The use of Cypress proprietary “optimized” frequency profile maintains flat energy distribution over the fundamental and higher order harmonics. This results in additional EMI reduction in electronic systems.

Figure 6. CY25819 Spread Spectrum Profile (Frequency vs. Time)<sup>[3]</sup>




**Note**

3. Xin = 32.0 MHz; S0 = 1; SSCLK = 32.0 MHz; BW = -2.15%.



## Application Schematic

Figure 7. Typical Application Schematic




## Ordering Information

| Part Number    | Package Type             | Product Flow              |
|----------------|--------------------------|---------------------------|
| <b>Pb-Free</b> |                          |                           |
| CY25819SXC     | 8-pin SOIC               | Commercial, 0 °C to 70 °C |
| CY25819SXCT    | 8-pin SOIC–Tape and Reel | Commercial, 0 °C to 70 °C |

## Ordering Code Definitions


CY 25819 S X C T



- T = Tape and Reel; blank = Tube
- Temperature Range: C = Commercial
- Pb-free
- Package: S = 8-pin SOIC
- Base part number
- Company ID: CY = Cypress

Package Drawing and Dimensions

Figure 8. 8-pin SOIC 150 Mils S08.15/SZ08.15



1. DIMENSIONS IN INCHES[MM] MIN. MAX.
2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
3. REFERENCE JEDEC MS-012
4. PACKAGE WEIGHT 0.07gms

| PART #  |                |
|---------|----------------|
| S08.15  | STANDARD PKG.  |
| SZ08.15 | LEAD FREE PKG. |

51-85066 \*D

**Acronyms**

| Acronym | Description                      |
|---------|----------------------------------|
| DVD     | digital versatile/video disc     |
| EMI     | electromagnetic interference     |
| I/O     | input/output                     |
| LAN     | local area network               |
| LCD     | liquid crystal display           |
| PLL     | phase locked loop                |
| SOIC    | small-outline integrated circuit |
| SSC     | spread spectrum clock            |
| SSCG    | spread spectrum clock generator  |
| VCD     | video compact disc               |
| WAN     | wide area network                |

**Document Conventions**

**Units of Measure**

| Symbol | Unit of Measure |
|--------|-----------------|
| dB     | decibel         |
| °C     | degree Celsius  |
| MHz    | Mega Hertz      |
| mA     | milli Amperes   |
| mm     | milli meter     |
| ms     | milli seconds   |
| mW     | milli Watts     |
| ns     | nano seconds    |
| Ω      | ohms            |
| %      | percent         |
| pF     | pico Farad      |
| ps     | pico seconds    |
| V      | Volts           |
| W      | Watts           |

## Document History Page

| Document Title: CY25819, Spread Spectrum Clock Generator<br>Document Number: 38-07362 |         |            |                 |  |
|---|---------|------------|-----------------|--|
| Rev.  | ECN No. | Issue Date | Orig. of Change | Description of Change  |
| **  | 112462  | 03/21/02   | OXC             | New Data Sheet   |
| *A  | 122701  | 12/28/02   | RBI             | Added power up requirements to maximum rating information.   |
| *B  | 448097  | See ECN    | RGL             | Add Lead-free devices  |
| *C  | 2901658 | 03/30/10   | BASH            | Removed inactive parts from the ordering information table. Updated package diagram and contents.  |
| *D  | 3253540 | 05/10/2011 | CXQ             | Added <a href="#">Ordering Code Definitions</a> .<br>Added <a href="#">Acronyms</a> and <a href="#">Units of Measure</a> .<br>Updated in new template. |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

|  |  |
|--|--|
| <a href="#">Automotive</a>                   | <a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>   |
| <a href="#">Clocks &amp; Buffers</a>         | <a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>   |
| <a href="#">Interface</a>                    | <a href="http://cypress.com/go/interface">cypress.com/go/interface</a>   |
| <a href="#">Lighting &amp; Power Control</a> | <a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a><br><a href="http://cypress.com/go/plc">cypress.com/go/plc</a> |
| <a href="#">Memory</a>                       | <a href="http://cypress.com/go/memory">cypress.com/go/memory</a>   |
| <a href="#">Optical &amp; Image Sensing</a>  | <a href="http://cypress.com/go/image">cypress.com/go/image</a>   |
| <a href="#">PSoC</a>                         | <a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>   |
| <a href="#">Touch Sensing</a>                | <a href="http://cypress.com/go/touch">cypress.com/go/touch</a>   |
| <a href="#">USB Controllers</a>              | <a href="http://cypress.com/go/USB">cypress.com/go/USB</a>   |
| <a href="#">Wireless/RF</a>                  | <a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>   |

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

---

© Cypress Semiconductor Corporation, 2002-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.