#### SUPERTEX INC



**N-Channel Enhancement-Mode** Vertical DMOS Power FETs

#### **Ordering Information**

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub>	Order Number / Package		
BV <sub>DGS</sub>		(min)	TO-39	TO-92	
160V	40Ω	250mA	VN1316N2	VN1316N3	
200V	40Ω	250mA	VN1320N2	VN1320N3	

#### Features

- Freedom from secondary breakdown
- □ Low power drive requirement
- Ease of paralleling

**Applications** 

Motor control

□ Amplifiers Switches

- □ Low C<sub>ISS</sub> and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- □ High input impedance and high gain
- D Complementary N- and P-Channel devices

## Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicongate manufacturing process. This combination produces c pvices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermallyinduced secondary breakdown.


Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Package Options**

(Note 1)

TO-92

8



# 8-95

Downloaded from Elcodis.com electronic components distributor

#### SUPERTEX INC

I

7-35-25

## **Thermal Characteristics**

I<sub>D</sub> (pulsed)\* θ<sub>j∎</sub> ∘C/W I<sub>DRM</sub>\* I<sub>D</sub> (continuous)\* **Power Dissipation** θ<sub>jc</sub> ∘C/W I<sub>DR</sub> Package @ T<sub>c</sub> = 25°C 450mA 125 41.5 150mA 3.0W 450mA 150mA TO-39 400mA 0.8W 155 100mA 400mA TO-92 100mA

In (continuous) is limited by max rated T,

#### Electrical Characteristics (@ 25°C unless otherwise specified)


(Notes 1 and 2)

VN13C

Symbol	Parameter		Min	Тур	Max	Unit	Conditions
BVDSS	Drain-to-Source	VN1320	200	1			
	Breakdown Voltage	VN1316	160			V	ID = 1mA, VGS = 0
VGS(th)	Gate Threshold Volta	age	1.5		3.5	v	VGS = VDS, ID = 1mA
ΔVGS(th)	Change in VGS(th) with Temperature			- 2.0	-4.0	mV/°C	VGS = VDS, ID = 1mA
IGSS	Gate Body Leakage				100	nA	VGS = ±20V, VDS = 0
IDSS	Zero Gate Voltage Drain Current				10		VGS = 0, VDS = Max Rating
				-	500	μΑ	VGS = 0, VDS = 0.8 Max Rating
							TA = 125°C
ID(ON)	ON-State Drain Current		50	160		mA	VGS = 5V, VDS = 25V
			250	300		mA	VGS = 10V, VDS = 25V
RDS(ON)	Static Drain-to-Source ON-State Resistance		Ø	30	40	Ω	VGS = 5V, ID = 50mA
				25	40		VGS = 10V, ID = 100mA
∆RDS(ON)	Change in RDS(ON) with Temperature			0.8	2.0	%/°C	ID = 100mA, VGS = 10V
GFS	Forward Transcondu		50	70		mប .	VDS = 25.V, ID = 100mA
Ciss	Input Capacitance			25	35		
Coss	Common Source Out	tput Capacitance		10	15	] pF	VGS = 0, VDS = 25V
CRSS	Reverse Transfer Cap	pacitance		3	5		f = 1 MHz
td(ON)	Turn-ON Delay Time	9		1.5	5		
tr	Rise Time			2	5	ns	VDD = 25V
td(OFF)	Turn-OFF Delay Tim	ne		1.5	5	J	$I_{D} = 0.2A, R_{S} = 50\Omega$
tf	Fall Time			2	5		
VSD	Diode Forward Voltage Drop			1.2	2.0	V	ISD = 1A, VGS = 0
trr	Reverse Recovery Ti	me		300		ns	ISD = 1A, VGS = 0

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.) Note 2: All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit




# SUPERTEX INC



8


## **Typical Performance Curves**



SUPERTEX

VN13C





--