



Genesys Logic, Inc.

GL850

**USB 2.0
4-PORT HUB Controller**

**Datasheet
Revision 1.11
Jun. 25, 2003**



Copyright:

Copyright © 2003 Genesys Logic Incorporated. All rights reserved. No part of the materials may be reproduced in any form or by any means without prior written consent of Genesys Logic Inc..

Disclaimer:

ALL MATERIALS ARE PROVIDED "AS IS" WITHOUT EXPRESS OR IMPLIED WARRANTY OF ANY KIND. NO LICENSE OR RIGHT IS GRANTED UNDER ANY PATENT OR TRADEMARK OF GENESYS LOGIC INC.. GENESYS LOGIC HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS IN REGARD TO MATERIALS, INCLUDING ALL WARRANTIES, IMPLIED OR EXPRESS, OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. IN NO EVENT SHALL GENESYS LOGIC BE LIABLE FOR ANY DAMAGES INCLUDING, WITHOUT LIMITATION, DAMAGES RESULTING FROM LOSS OF INFORMATION OR PROFITS. PLEASE BE ADVISED THAT THE MATERIALS MAY CONTAIN ERRORS OR OMISSIONS. GENESYS LOGIC MAY MAKE CHANGES TO THE MATERIALS OR TO THE PRODUCTS DESCRIBED THEREIN AT ANY TIME WITHOUT NOTICE.

Trademarks:



is a registered trademark of Genesys Logic Inc..
All trademarks are the properties of their respective owners.

Office:

Genesys Logic, Inc.
12F, No. 205, Sec. 3, Beishin Rd., Shindian City,
Taipei, Taiwan
Tel: (886-2) 8913-1888
Fax: (886-2) 6629-6168
<http://www.genesyslogic.com>



Revision History

Revision	Date	Description
1.00	05/22/2003	First formal release
1.10	06/11/2003	Add Bus Power statement Gang/Individual mode setting modified
1.11	06/25/2003	Add “4 port” bus power statement



TABLE OF CONTENTS

CHAPTER 1 GENERAL DESCRIPTION	9
CHAPTER 2 FEATURES	10
CHAPTER 3 PIN ASSIGNMENT.....	11
3.1 PINOUTS	11
3.2 PIN LIST.....	12
3.3 PIN DESCRIPTIONS	13
CHAPTER 4 BLOCK DIAGRAM	15
CHAPTER 5 FUNCTION DESCRIPTION	16
5.1 GENERAL.....	16
5.1.1 USPORT Transceiver.....	16
5.1.2 PLL (Phase Lock Loop)	16
5.1.3 FRTIMER	16
5.1.4 µC	16
5.1.5 UTM (USB2.0 Transceiver Macrocell Interface)	16
5.1.6 USPORT logic	16
5.1.7 SIE (Serial Interface Engine).....	16
5.1.8 Control/Status register	16
5.1.9 REPEATER	17
5.1.10 TT (Transaction Translator)	17
5.1.11 REPEATER/TT routing logic	17
5.1.11.1 Connected to 1.1 Host/Hub	17
5.1.11.2 Connected to USB2.0 Host/Hub	18
5.1.12 DSPORT logic	18
5.1.13 DSPORT Transceiver.....	18
5.2 CONFIGURATION AND I/O SETTINGS	19
5.2.1 RESET# Setting	19
5.2.2 PGANG/SUSPND Setting	20
5.2.3 SELF/BUS Power Setting	21
5.2.4 LED Connections	22
5.2.5 EEPROM Setting.....	22
5.3 USB PROTOCOLS.....	23



5.3.1 Host Commands and Hub Answers	24
5.3.1.1 Standard Requests	24
5.3.1.2 Hub Class Requests	25
5.4 DESCRIPTORS	27
5.4.1 Full Speed Case	27
5.4.1.1 Device Descriptor	27
5.4.1.2 Device Qualifier Descriptor	28
5.4.1.3 Configuration Descriptor	28
5.4.1.4 Interface Descriptor	29
5.4.1.5 Endpoint Descriptor	29
5.4.1.6 Other Speed Configuration Descriptor.....	30
5.4.1.7 Interface Descriptor combined with Other Speed Configuration Descriptor	30
5.4.1.8 Endpoint Descriptor combined with Other Speed Configuration Descriptor	31
5.4.1.9 String Descriptor.....	31
5.4.2 High Speed Case	32
5.4.2.1 Device Descriptor	32
5.4.2.2 Device Qualifier Descriptor	33
5.4.2.3 Configuration Descriptor	33
5.4.2.4 Interface Descriptor.....	34
5.4.2.5 Endpoint Descriptor in Configuration Descriptor	34
5.4.2.6 Other Speed Configuration Descriptor.....	35
5.4.2.7 Interface Descriptor in Other Speed Configuration Descriptor.....	35
5.4.2.8 Endpoint Descriptor in Other Speed Configuration Descriptor	36
5.4.2.9 String Descriptor.....	36
5.4.3 Hub Class Descriptor	37
CHAPTER 6 ELECTRICAL CHARACTERISTICS	38
6.1 MAXIMUM RATINGS	38
6.2 DC CHARACTERISTICS	38
CHAPTER 7 PACKAGE DIMENSION.....	40



LIST OF FIGURES

FIGURE 3.1 - PINOUT DIAGRAM	11
FIGURE 4.1 - BLOCK DIAGRAM.....	15
FIGURE 5.1 - OPERATING IN USB1.1 SCHEME.....	17
FIGURE 5.2 - OPERATING IN USB2.0 SCHEME.....	18
FIGURE 5.3 - RESET# (EXTERNAL RESET) SETTING AND APPLICATION.....	19
FIGURE 5.4 - POWER ON SEQUENCE OF GL850	20
FIGURE 5.5 - TIMING OF PGANG/SUSPND STRAPPING	20
FIGURE 5.6 - GANG MODE SETTING	21
FIGURE 5.7 - SELF/BUS POWER SETTING	21
FIGURE 5.8 - LED CONNECTION	22
FIGURE 5.9 - SCHEMATICS BETWEEN GL850 AND 93C46.....	23
FIGURE 7.1 - GL850 64 PIN LQFP PACKAGE	40



TABLE 6.1 - MAXIMUM RATINGS	38
TABLE 6.2 - DC CHARACTERISTICS EXCEPT USB SIGNALS	38
TABLE 6.3 - DC CHARACTERISTICS OF USB SIGNALS UNDER FS/LS MODE.....	38
TABLE 6.4 - DC CHARACTERISTICS OF USB SIGNALS UNDER HS MODE.....	39



CHAPTER 1 GENERAL DESCRIPTION

GL850 is a 4-port standard Universal Serial Bus (USB) hub controller complies with *Universal Serial Bus Specification Revision 2.0*. GL850 can be connected to an USB1.1 host/hub or an USB2.0 host/hub. When GL850 is connected to an USB1.1 host/hub, it works just like an USB1.1 hub; the upstream port will operate in full-speed (FS) and the downstream port can operate in full-speed or low-speed (LS). When GL850 is connected to an USB2.0 host/hub, it works as an USB2.0 hub; the upstream port will operate in high-speed (HS) and the downstream port can operate in high-speed, full-speed, or low-speed. The bandwidths of high speed, full speed, and low speed are 480 Mbps, 12 Mbps, and 1.5 Mbps respectively.

GL850 embeds an 8-bit RISC processor to manipulate the control/status registers and responds to the requests from USB host. Firmware of GL850 will control its general purpose I/O (GPIO) to access the external EEPROM and then respond to the host the customized PID and VID configured in the external EEPROM. GL850 responds to the host the default settings in the internal ROM if there exists no external EEPROM. GL850 is designed for customers with much flexibility. Customers can easily design GL850 as 4-port self/bus powered, individual/ganged mode, by setting the I/O pins of GL850 (Ref. to Chapter 5). The more complicated settings such as PID, VID, and number of downstream ports settings are easily achieved by programming the external EEPROM.

TT (transaction translator) is the main traffic control engine in an USB2.0 hub to handle the unbalanced traffic speed between the upstream port and the downstream ports. GL850 adopts single TT architecture, which shares the same TT buffer for all downstream devices.

Each downstream port of GL850 supports two-color (green/amber) status LEDs to indicate normal/abnormal status. The downstream ports of GL850 can be configured as individual mode or gang mode (4 ports as a group) for power management. Gang mode is very helpful for cost consideration, since we can use one poly-fuse, but not expensive power switch chips, to detect over current.

GL850 passes the current requirement (< 2.5mA) for bus-power mode when being suspended. The current consumption is smaller than 100mA for the GL850 silicon itself. The above requirements are necessary for a 4-port bus power hub. Under adequate PCB designing, GL850 provide a good choice for customers as a 4-port bus powered hub. Besides, GL850 can switch automatically between self-power mode and bus-power mode without re-plugging into the PC host. The slew rate control circuits and the power fail detection circuits inside this chip give better ESD and EMI abilities to GL850.

GL850 is designed mainly for stand-alone hub. It can also be integrated into PC motherboard or any other compound devices to support USB hub function.



CHAPTER 2 FEATURES

- Compliant to *USB specification Revision 2.0*
 - 4 downstream ports
 - Upstream port supports both high-speed (HS) and full-speed (FS) traffic
 - Downstream ports support HS, FS, and low-speed (LS) traffic
 - 1 control pipe (endpoint 0, 64-byte data payload) and 1 interrupt pipe (endpoint 1, 1-byte data payload)
 - Backward compatible to *USB specification Revision 1.1*
- On-chip 8-bit micro-processor
 - RISC-like architecture
 - USB optimized instruction set
 - Dual cycle instruction execution
 - Performance: 6 MIPS @ 12MHz
 - With 64-byte RAM and 2K internal ROM
 - Support customized PID, VID by reading external EEPROM
 - Support downstream port configuration by reading external EEPROM
- Single Transaction Translator (TT) architecture
 - Single TT shares the same TT control logics for all downstream port devices. This is the most cost effective solution for TT
- Each downstream port supports two-color status indicator, with automatic and manual modes compliant to USB specification Revision 2.0
- Support both individual and gang modes of power management and over-current detection for downstream ports
- Conform to bus power requirements
- Automatic switching between self-powered and bus-powered modes
- Integrated USB2.0 transceiver
- 0.35um CMOS technology
- PLL embedded with external 12 MHz crystal
- Operate on 3.3 Volts
- Improved output drivers with slew-rate control for EMI reduction
- Internal power-fail detection for ESD recovery
- 64-pin LQFP package
- Applications:
 - Stand-alone USB hub
 - PC motherboard USB hub, Ducking of notebook
 - Any compound device to support USB HUB function

CHAPTER 3 PIN ASSIGNMENT

3.1 Pinouts




Figure 3.1 - Pinout Diagram

CHAPTER 4 BLOCK DIAGRAM




Figure 4.1 - Block Diagram

5.1.9 REPEATER

Repeater logic implements the control logic defined in section 11.4 and section 11.7 of *USB specification Revision 2.0*. REPEATER controls the traffic flow when upstream port and downstream port are signaling in the same speed. In addition, REPEATER will generate internal resume signal whenever a wakeup event is issued under the situation that hub is globally suspended.

5.1.10 TT (Transaction Translator)

TT implements the control logic defined in section 11.14 ~ 11.22 of *USB specification Revision 2.0*. TT basically handles the unbalanced traffic speed between the USPORT (operating in HS) and DSports (operating in FS/LS) of hub. GL850 adopts the single TT architecture to provide the most cost effective solution. Single TT shares the same buffer control module for each downstream port.

5.1.11 REPEATER/TT routing logic

REPEATER and TT are the major traffic control machines in the USB2.0 hub. Under situation that USPORT and DSport are signaling in the same speed, REPEATER/TT routing logic switches the traffic channel to the REPEATER. Under situation that USPORT is in the high speed signaling and DSport is in the full/low speed signaling, REPEATER/TT routing logic switches the traffic channel to the TT.

5.1.11.1 Connected to 1.1 Host/Hub

If an USB2.0 hub is connected to the downstream port of an USB1.1 host/hub, it will operate in USB1.1 mode. For an USB1.1 hub, both upstream direction traffic and downstream direction traffic are passing through REPEATER. That is, the REPEATER/TT routing logic will route the traffic channel to the REPEATER.




Figure 5.1 - Operating in USB1.1 scheme

5.1.11.2 Connected to USB2.0 Host/Hub

If an USB2.0 hub is connected to an USB2.0 host/hub, it will operate in USB2.0 mode. The upstream port signaling is in high speed with bandwidth of 480 Mbps under this environment. The traffic channel will then be routed to the REPEATER when the device connected to the downstream port is signaling also in high speed. On the other hand, the traffic channel will then be routed to TT when the device connected to the downstream port is signaling in full/low speed.




Figure 5.2 - Operating in USB2.0 scheme

5.1.12 DSSPORT logic

DSPORT (downstream port) logic implements the control logic defined in section 11.5 of *USB specification Revision 2.0*. It mainly manipulates the state machine, the connection/disconnection detection, over current detection and power enable control, and the status LED control of the downstream port. Besides, it also output the control signals to the DSPOWER transceiver.

5.1.13 DSPOWER Transceiver

DSPOWER transceiver is the analog circuit that supports high-speed, full-speed, and low-speed electrical characteristics defined in chapter 7 of *USB specification Revision 2.0*. In addition, each DSPOWER transceiver accurately controls its own squelch level to detect the detachment and attachment of devices.

5.2 Configuration and I/O Settings

5.2.1 RESET# Setting

When RESET# is low enabled, the whole chip is put in initial state. In addition, RPU will disable the pull-up $1.5K\Omega$ resistor to 3.3V, which causes GL850 seems to be disconnected to the host. We suggest configure RESET# as following figure. Vbus is the 5V input from USB cable. GL850 will always be in disconnected state when USB cable is not plugged into host, even that GL850 is powered.




Figure 5.3 - RESET# (External Reset) setting and application

GL850 internally contains a power on reset circuit. The power on sequence is depicted in the next picture. To fully control the reset process of GL850, we suggest the reset time applied in the external reset circuit should more than that of the internal reset circuit.




Figure 5.4 - Power on sequence of GL850

5.2.2 PGANG/SUSPND Setting

To save pin count, GL850 uses the same pin to decide individual/gang mode as well as to output the suspend flag. The individual/gang mode is decided in the period of 1ms after power on reset. After that period of time, this pin is changed to output mode. GL850 outputs the suspend flag once it is globally suspended. For individual mode, a pull low resistor greater than $100K\Omega$ should be placed. For gang mode, a pull high resistor greater than $100K\Omega$ should be placed. In figure 5.6, we also depict the suspend LED indicator schematics. It should be noticed that the polarity of LED must be followed, otherwise the suspend current will be over than the current limitation (2.5mA).




Figure 5.5 - Timing of PGANG/SUSPND strapping




Figure 5.6 - GANG Mode Setting

5.2.3 SELF/BUS Power Setting

GL850 can operate under bus power and conform to the power consumption limitation completely (suspend current < 2.5 mA, normal operation current < 100 mA). By setting PSELF, GL850 can be configured as a bus-power or a self-power hub.




Figure 5.7 - SELF/BUS Power Setting



5.4.3 Hub Class Descriptor

Hub Class Descriptor is replied to the host for the GET_DESCRIPTOR (HUB) command. There's no difference in the content for full speed and high speed.

Table 5.26 - Hub Class Descriptor

Offset	Field	Value	Description	I/O Configuration	EEPROM Configuration
0	bLength	09h	9 bytes for this descriptor	-	-
1	bDescriptorType	29h	Hub descriptor type	-	-
2	bNbrPorts	04h	Number of ports	-	-
4	wHubCharacteristics	89h 80h	Individual mode Gang mode	Y	-
5	bPwrOn2PwrGood	32h	Time from power on to power good (2 ms)	-	-
6	bHubContrCurrent	64h	Maximum current (mA)	-	-
7	bDeviceRemoveable	00h	All devices are removable	-	-
8	bPortPwrCtrlMask	FFh	For compatible to USB1.0	-	-

**Table 6.4 - DC Characteristics of USB Signals Under HS Mode**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{IL}	Low-level input voltage with HS termination resistor enabled, Pull-up resistor disconnected				mV
V_{IH}	High-level input voltage with HS termination resistor enabled, Pull-up resistor disconnected				mV
V_{IL}	Low-level input voltage with HS termination resistor enabled, Pull-up resistor connected				mV
V_{IH}	High-level input voltage with HS termination resistor enabled, Pull-up resistor connected				mV
V_{OL}	DPH/DMH static output LOW(R_L of 1.5K to 3.6V)			0.3	V
V_{OH}	DPH/DMH static output HIGH (R_L of 15K to GND)	2.8		3.6	V
C_{IN}	Transceiver capacitance			20	pF
I_{IO}	Hi-Z state data line leakage	-10		+10	μA
Z_{DRV}	Driver output resistance for USB2.0 HS				Ω

