



FEATURES

- Generates all clock frequencies for SIS540, SIS630 Pentium II/III and K6 chip sets, requiring multiple CPU clocks and high speed SDRAM buffers.
- Support 3 CPU clocks, 7PCI and 14 high-speed SDRAM buffers for 3-DIMM applications.
- One I2C selectable 24 or 48MHz clock output (default 24 MHz).
- One 48 MHz USB clock output.
- Two14.318MHz reference clocks.
- Support 2-wire I2C serial bus interface with builtin Vendor ID, Device ID and Revision ID.
- Single byte micro-step linear Frequency Programming via I2C with Glitch free smooth switching.
- Spread Spectrum ±0.25% center or -0.5% down.
- 50% duty cycle with low jitter.
- Available in 300 mil 48 pin SSOP.

BLOCK DIAGRAM



PIN CONFIGURATION



Note: V: Pull down *: Bi-directional latched at power-up

POWER GROUP

VDD0: PLL CORE

VDD1: REF(0:1), XIN, XOUT

VDD2: PCI(0:6)

VDD3: SDRAM(0:13)

VDD4: 48MHz, 24_48MHz

VDDL1: CPU(0:2)

KEY SPECIFICATIONS

CPU Cycle to Cycle jitter: 250ps.

PCI to PCI output skew: 500ps.

CPU to SDRAM output skew: 500ps.

• CPU to CPU output skew: 250ps.

SDRAM to SDRAM output skew: 250ps.

• CPU to PCI skew (CPU leads): 1 ~ 4 ns.



PIN DESCRIPTIONS

Name	Number	Туре	Description
VDD0	1	Р	Power supply for PLL Core.
VDD1	6	Р	Power supply for REF0, REF1, and crystal oscillator.
VDD2	15	Р	Power supply for PCI (0:6).
VDD3	19,30,36,42	Р	Power supply for SDRAM (0:13).
VDD4	27	Р	Power supply for 24_48MHz and 48MHz.
VDDL1	47	Р	Power supply for CPU (0:2) 2.5V.
GND	3,10,16,22, 33,39,44	Р	Ground.
XIN	4	I	14.318MHz crystal input to be connected to one end of the crystal.
XOUT	5	0	14.318MHz crystal output.
REF0/FS3* PCI0/FS1* PCI1/FS2* 48MHz/FS0*	2,7,8,26	В	At power up, these pins are input pins and will determine the CPU clock frequency. After input sampling, these pins will generate output clocks. They have internal pull down (low by default).
PCI (0:6)	7,8,9,11,12, 13,14	0	PCI clocks with frequencies defined by Frequency Table.
CPU (0:2)	46,45,43	0	CPU clocks with frequencies defined by Frequency Table.
SDRAM (0:13)	17,18,20,21,28, 29,31,32,34,35, 37,38,40,41	0	SDRAM clocks with frequencies defined by Frequency Table.
SDATA	23	В	Serial data input for serial interface port.
SCLK	24	ļ	Serial data input for Serial interface port.
48MHz	26	0	48MHz output for USB after input data latched during power-up.
24_48MHz/ CPU2.5_3.3*	25	В	Clock output for SUPER I/O after input data latched during power-up. It can be programmed by setting I2C byte1.bit7 to select either 24Mhz (default) or 48Mhz. CPU2.5_3.3 input will program internal CPU skew circuits based on CPU voltage. If high, it selects 2.5V. If Low, it selects 3.3V (default).
REF0	2	0	Buffered reference clock output after input data latched during power-up.
REF1	48	0	Buffered reference clock output.



FREQUENCY (MHz) SELECTION TABLE

I2C Byte0 bit7	FS3	FS2	FS1	FS0	СРИ	SDRAM	PCI	Spread Spectrum Modulation
	0	0	0	0	66.6	100.0	33.3	0 to -0.5%
	0	0	0	1	100.0	100.0	33.3	0 to -0.5%
	0	0	1	0	150.0	100.0	37.6	±0.25%
	0	0	1	1	133.3	100.0	33.3	0 to -0.5%
	0	1	0	0	66.8	133.6	33.4	±0.25%
	0	1	0	1	100.0	133.3	33.3	0 to -0.5%
	0	1	1	0	100.0	150.0	37.6	±0.25%
0	0	1	1	1	133.3	133.3	33.3	0 to -0.5%
default	1	0	0	0	66.8	66.8	33.4	±0.25%
	1	0	0	1	97.0	97.0	32.3	0 to -0.5%
	1	0	1	0	68.0	113.3	28.3	±0.25%
	1	0	1	1	95.0	95.0	31.6	±0.25%
	1	1	0	0	95.0	126.7	31.6	±0.25%
	1	1	0	1	112.0	112.0	37.3	±0.25%
	1	1	1	0	166.0	111.0	27.6	±0.25%
	1	1	1	1	96.2	96.2	32.1	0 to -0.5%
	0	0	0	0	66.8	100.2	33.4	±0.25%
	0	0	0	1	100.2	100.2	33.4	±0.25%
	0	0	1	0	97.0	97.0	32.3	±0.25%
	0	0	1	1	100.2	133.6	33.4	±0.25%
	0	1	0	0	75.0	100.0	37.5	±0.25%
	0	1	0	1	83.3	125.0	31.2	±0.25%
	0	1	1	0	105.0	140.0	35.0	±0.25%
4	0	1	1	1	133.6	133.6	33.4	±0.25%
1	1	0	0	0	110.2	147.0	36.7	±0.25%
	1	0	0	1	115.0	153.4	38.3	±0.25%
	1	0	1	0	120.0	120.0	30.0	±0.25%
	1	0	1	1	138.0	138.0	34.5	±0.25%
	1	1	0	0	140.0	140.0	35.0	±0.25%
	1	1	0	1	145.0	145.0	36.2	±0.25%
	1	1	1	0	147.6	147.6	36.9	±0.25%
	1	1	1	1	160.0	160.0	26.6	±0.25%



FREQUENCY (MHz) SELECTION TABLE BY TIMING GROUP

Group Timing (CPU:SDRAM)	I2C Byte0 bit7	FS3	FS2	FS1	FS0	СРИ	SDRAM	PCI	Spread Spectrum Modulation
	0	1	0	0	0	66.8	66.8	33.4	±0.25%
	0	1	0	1	1	95.0	95.0	31.6	±0.25%
	0	1	1	1	1	96.2	96.2	32.1	0 to -0.5%
	0	1	0	0	1	97.0	97.0	32.3	0 to -0.5%
	1	0	0	1	0	97.0	97.0	32.3	±0.25%
	0	0	0	0	1	100.0	100.0	33.3	0 to -0.5%
	1	0	0	0	1	100.2	100.2	33.4	±0.25%
А	0	1	1	0	1	112.0	112.0	37.3	±0.25%
(2:2)	1	1	0	1	0	120.0	120.0	30.0	±0.25%
	0	0	1	1	1	133.3	133.3	33.3	0 to -0.5%
	1	0	1	1	1	133.6	133.6	33.4	±0.25%
	1	1	0	1	1	138.0	138.0	34.5	±0.25%
	1	1	1	0	0	140.0	140.0	35.0	±0.25%
	1	1	1	0	1	145.0	145.0	36.2	±0.25%
	1	1	1	1	0	147.6	147.6	36.9	±0.25%
	1	1	1	1	1	160.0	160.0	26.6	±0.25%
В	0	0	0	1	0	150.0	100.0	37.6	±0.25%
(2:3)	0	1	1	1	0	166.0	111.0	27.6	±0.25%
	0	0	0	0	0	66.6	100.0	33.3	0 to -0.5%
С	1	0	0	0	0	66.8	100.2	33.4	±0.25%
(3:2)	1	0	1	0	1	83.3	125.0	31.2	±0.25%
	0	0	1	1	0	100.0	150.0	37.6	±0.25%
D (3:4)	0	0	0	1	1	133.3	100.0	33.3	0 to -0.5%
E (4:2)	0	0	1	0	0	66.8	133.6	33.4	±0.25%
	1	0	1	0	0	75.0	100.0	37.5	±0.25%
	0	1	1	0	0	95.0	126.7	31.6	±0.25%
F (4:3)	0	0	1	0	1	100.0	133.3	33.3	0 to -0.5%
	1	0	0	1	1	100.2	133.6	33.4	±0.25%
	1	0	1	1	0	105.0	140.0	35.0	±0.25%
	1	1	0	0	0	110.2	147.0	36.7	±0.25%
	1	1	0	0	1	115.0	153.4	38.3	±0.25%
G (5:3)	0	1	0	1	0	68.0	113.3	28.3	±0.25%



12C BUS CONFIGURATION SETTING

Address Assignment	A6	A5	A4	А3	A2	A1	A0	R/W	
Address Assignment	1	1	0	1	0	0	1	_	
Slave Receiver/Transmitter	Provid	des both s	lave write	and readb	ack functi	onality			
Data Transfer Rate	Stand	Standard mode at 100kbits/s							
Serial Bits Reading	Byte (The serial bits will be read or sent by the clock driver in the following order Byte 0 – Bits 7, 6, 5, 4, 3, 2, 1, 0 Byte 1 – Bits 7, 6, 5, 4, 3, 2, 1, 0 Byte N – Bits 7, 6, 5, 4, 3, 2, 1, 0							
Data Protocol	This serial protocol is designed to allow both blocks write and read from the controller. The bytes must be accessed in sequential order from lowest to highest byte. Each byte transferred must be followed by 1 acknowledge bit. A byte transferred without acknowledged bit will terminate the transfer. The write or read block both begins with the master sending a slave address and a write condition (0xD2) or a read condition (0xD3). Following the acknowledge of this address byte, in Write Mode: the Command Byte and Byte Count Byte must be sent by the master but ignored by the slave, in Read Mode: the Byte Count Byte will be read by the master then all other Data Byte.								

12C CONTROL REGISTERS

1. BYTE 0: Functional and Frequency Select Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	0	FS4 (see Frequency selection Table)
Bit 6	8	0	FS2 (see Frequency selection Table)
Bit 5	7	1	FS1 (see Frequency selection Table)
Bit 4	26	0	FS0 (see Frequency selection Table)
Bit 3	-	0	Frequency selection control bit 1=Via I2C, 0=Via External jumper
Bit 2	2	0	FS3 (see Frequency selection Table)
Bit 1	-	1	0=Normal 1=Spread Spectrum enable
Bit 0	-	0	0=Normal 1=Tristate Mode for all outputs



2. BYTE 1: CPU Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	1	Select 24_48MHZ output. 0=48Mhz, 1=24Mhz
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	43	1	CPU2 (Active/Inactive)
Bit 2	45	1	CPU1 (Active/Inactive)
Bit 1	46	1	CPU0 (Active/Inactive)
Bit 0	-	1	Reserved

3. BYTE 2: PCI Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	Х	Inverted power up latched CPU2.5_3.3 value (Read-back only)
Bit 6	14	1	PCI6 (Active/Inactive)
Bit 5	13	1	PCI5 (Active/Inactive)
Bit 4	12	1	PCI4 (Active/Inactive)
Bit 3	11	1	PCI3 (Active/Inactive)
Bit 2	9	1	PCI2 (Active/Inactive)
Bit 1	8	1	PCI1 (Active/Inactive)
Bit 0	7	1	PCI0 (Active/Inactive)

4. BYTE 3: SDRAM Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	32	1	SDRAM7 (Active/Inactive)
Bit 6	31	1	SDRAM6 (Active/Inactive)
Bit 5	29	1	SDRAM5 (Active/Inactive)
Bit 4	28	1	SDRAM4 (Active/Inactive)
Bit 3	21	1	SDRAM3 (Active/Inactive)
Bit 2	20	1	SDRAM2 (Active/Inactive)
Bit 1	18	1	SDRAM1 (Active/Inactive)
Bit 0	17	1	SDRAM0 (Active/Inactive)



5. BYTE 4: Reserved Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	25	1	24_48MHz (Active/Inactive)
Bit 6	26	1	48MHz (Active/Inactive)
Bit 5	41	1	SDRAM13 (Active/Inactive)
Bit 4	40	1	SDRAM12 (Active/Inactive)
Bit 3	38	1	SDRAM11 (Active/Inactive)
Bit 2	37	1	SDRAM10 (Active/Inactive)
Bit 1	35	1	SDRAM9 (Active/Inactive)
Bit 0	34	1	SDRAM8 (Active/Inactive)

6. BYTE 5: Peripheral Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	Χ	Inverted power up latched FS3 value (Read-back only)
Bit 4	-	Χ	Inverted power up latched FS2 value (Read-back only)
Bit 3	-	Χ	Inverted power up latched FS1 value (Read-back only)
Bit 2	-	Χ	Inverted power up latched FS0 value (Read-back only)
Bit 1	48	1	REF1 (Active/Inactive)
Bit 0	2	1	REF0 (Active/Inactive)

7. BYTE 6: Revision ID and Vendor ID Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	0	Revision ID Bit 3*
Bit 6	-	0	Revision ID Bit 2*
Bit 5	-	0	Revision ID Bit 1*
Bit 4	-	0	Revision ID Bit 0*
Bit 3	-	0	Vendor ID Bit 3*
Bit 2	-	0	Vendor ID Bit 2*
Bit 1	-	1	Vendor ID Bit 1*
Bit 0	-	1	Vendor ID Bit 0*

Note: *: Default value at power-up



8. BYTE 7: Linear Programming Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	0	Linear programming sign bit (0 is "+", 1 is "-")
Bit 6	-	0	Linear programming magnitude bit 6 (MSB)
Bit 5	-	0	Linear programming magnitude bit 5
Bit 4	-	0	Linear programming magnitude bit 4
Bit 3	-	0	Linear programming magnitude bit 3
Bit 2	-	0	Linear programming magnitude bit 2
Bit 1	-	0	Linear programming magnitude bit 1
Bit 0	-	0	Linear programming magnitude bit 0 (LSB)

9. BYTE 8: Device ID Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	0	Reserved
Bit 6	-	0	Device ID Bit 6*
Bit 5	-	0	Device ID Bit 5*
Bit 4	-	0	Device ID Bit 4*
Bit 3	-	0	Device ID Bit 3*
Bit 2	-	1	Device ID Bit 2*
Bit 1	-	1	Device ID Bit 1*
Bit 0	-	0	Device ID Bit 0*

Note: *: Default value at power-up



PROGRAMMING OF CPU FREQUENCY

To simplify traditional loop counter setting, the PLL202-03 device incorporates SMART-BYTE ™ technology with a single byte programming via I2C to better optimize clock jitter and spread spectrum performance. Detail of PLL202-03's dual mode frequency programming method is described below:

1. ROM-table Frequency Programming:

The pre-defined 32 frequencies found in Frequency table can be accessed either through 5 external jumpers or by setting internal I2C register in BYTE0.

2. Micro-step Linear Frequency Programming:

CPU Frequency can be programmed via I2C in fine and linear positive or negative stepping around selected CPU frequency in Frequency table. The highest step is either +127 or -127. Other bus frequencies will be changed proportionally with the rate that CPU frequency change. The formula is as follow:

$$F_{CPU} = F_{CPU.ROM-Table} \pm \alpha (=0.22, 0.15, 0.11 \text{ or } 0.09)^* M$$

Where:

- 1. M is magnitude factor defined in I2C Byte 7.bit(0:6)
- 2. \pm (sign bit) of M is defined in I2C Byte7.bit 7
- 3. α is a constant but related to CPU's seven Timing groups definition $\alpha = 0.22$ (for Group A, B) or $\alpha = 0.15$ (for Group C,D) or $\alpha = 0.11$ (for Group E, F) or $\alpha = 0.09$ (for Group G)

FREQUENCY PROGRAMMING EXAMPLE:

1. Procedures to program target CPU frequency to 139.0 Mhz in Group A timing:

- A. Locate the closest CPU frequency from Frequency-ROM table: 133.6
- B. $\alpha = 0.22$ for Group A
- C. Solve M (Linear Magnitude factor) in integer:

$$M = (F_{CPU} - F_{CPU} - ROMTABLE}) / \alpha$$

= (139 - 133.6) / 0.22
= 25

D. Program I2C register:

$$F_{CPU} = 133.6 + (0.22) * 25 = 139.1$$
 (% of frequency increased = 4.1 %) $F_{SDRAM} = 133.6 * (1+4.1\%) = 139.1$ $F_{PCL} = 33.4 * (1+4.1\%) = 34.7$



ELECTRICAL SPECIFICATIONS

1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V_{DD}	V _{SS} -0.5	7	V
Input Voltage, dc	VI	V _{SS} -0.5	V _{DD} +0.5	V
Output Voltage, dc	Vo	V _{SS} -0.5	V _{DD} +0.5	V
Storage Temperature	T _S	-65	150	°C
Ambient Operating Temperature	TA	0	70	°C
Junction Temperature	TJ		115	°C
ESD Voltage			2	KV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

2. AC/DC Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input High Voltage	VIH	All Inputs except XIN	2.0		V _{DD} +0.3	V
Input Low Voltage	VIL	All inputs except XIN	V _{SS} -0.3		0.8	V
Input High Current	Іін	VIN = VDD			10	uA
Input Low Current	I _{IL2}	Logic inputs with internal pull-down resistors			10	uA
Pull-down resistor	R _{Pd}	2,7,8,25,26			120	Kohm
Input frequency	Fı	$V_{DD} = 3.3V$		14.318		Mhz
Innut Consolitance	Cin	Logic Inputs			5	PF
Input Capacitance	Cinx	XIN & XOUT pins	27		45	PF



2. Output Buffer Electrical Specifications

Unless otherwise stated, all power supplies = $3.3V\pm5\%$, and ambient temperature range T_A = 0°C to 70°C

PARAMETERS	SYMBOL	OUTPUTS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Output Rise time	Tor	CPU	Measured @ 0.4V ~ 2.4V, C _L =10-20pf, 3.3V±5%	1		4	
		REF0, REF1	Measured @ 0.4V ~ 2.4V, C _L =10-20pf	1		4	V/ns
		SDRAM, PCI	Measured @ $0.4V \sim 2.4V$, $C_L=10-30pf$	1		4	v/ns
		24_48MHz	Measured @ 0.4V ~ 2.4V, C _L =10-30pf, 3.3V±5%			4	
Output Fall time	Тоғ	CPU	Measured @ 2.4V ~ 0.4V, C _L =10-20pf, 3.3V±5%	1		4	V/ns
		REF0, REF1	Measured @ 2.4V ~ 0.4V, C _L =10-20pf	1		4	
		SDRAM, PCI	Measured @ 2.4V \sim 0.4V, $C_L=10-30pf$. 1		4	
		24_48MHz	Measured @ 2.4V ~ 0.4V, C _L =10-30pf, 3.3V±5%				
Duty Cycle	DT	CPU, 24_48MHz, 48MHz, REF, PCI, SDRAM	Measured @ 1.5V C _L =20pf, V _{DD} =2.5V	45		55	%
	Tskew	CPU to CPU	Measured @ 1.5V, equal loads			250	
		SDRAM to SDRAM				250	ps
Clock Skow		PCI to PCI				250	
Clock Skew		CPU to SDRAM				500	
		SDRAM to SDRAM				250	
		CPU to PCI		1		4	ns
Output Impedance	Zo	CPU	V _{DD} =3.3V(2.5V)±5%		30		
		REF0, PCI, 48Mhz, 24_48Mhz	V _{DD} =3.3V±5%		25		Ohm
		SDRAM			20		-
		REF1			20		




2. Output Buffer Electrical Specifications, continued

Unless otherwise stated, all power supplies = $3.3V\pm5\%$, and ambient temperature range $T_A=0$ °C to 70°C


PARAMETERS	SYMBOL	OUTPUTS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Output High Current	Гон	CPU(0:2)	V _{OH} = 1.25V (V _{DD} =2.5V±5%)	45	70	105	mA
		SDRAM(0:13)		80	110	155	
		PCI(0:6)		55	75	105	
		REF0	V _{OL} = 1.5V	60	75	90	
		REF1		45	60	75	
		24_48MHz		55	75	105	
	loL	CPU(0:2)	V _{OH} = 1.25V (V _{DD} =2.5V±5%)	40	65	95	mA
		SDRAM(0:13)	V _{OL} = 1.5V	80	120	175	
Output Low Current		PCI(0:6)		55	85	125	
		REF0		60	85	110	
		REF1		45	65	90	
		24_48MHz		55	85	125	
	Jsigma	CPU	Measured @ 1.25V				
Jitter, One Sigma		PCI	- Measured @ 1.5V			500	ps
		REF,48MHz,24MHz				800	
Jitter, Absolute	Jabs	CPU	Measured @ 1.25V				ps
		PCI	- Measured @ 1.5V			500	
		REF,48MHz,24MHz				800	
Jitter (cycle to cycle)	Јсус-сус	CPU	Measured @ 1.25V			250	ps
		SDRAM	Measured @ 1.5V			250	
		PCI	Measured @ 1.5V			500	



PACKAGE INFORMATION



ORDERING INFORMATION



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by PhaseLink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.