



FEATURES

- Generates all clock frequencies for PentiumIII systems with INTEL 440BX or VIA Apollo Pro133 or Promedia chip sets, requiring multiple CPU clocks and high speed SDRAM buffers.
- Support 2 CPU clocks, 6PCI and 13 high-speed SDRAM buffers for 3-DIMM applications.
- One 24MHz clock and one 48MHz clock.
- One 2.5V IOAPIC clock.
- Two14.318MHz reference clocks.
- Power management control to stop CPU, PCI, SDRAM and IOAPIC clocks.
- Support 2-wire I2C serial bus interface with builtin Vendor ID, Device ID and Revision ID.
- Single byte micro-step linear Frequency Programming via I2C with Glitch free smooth switching.
- Spread Spectrum ±0.25% center.
- 50% duty cycle with low jitter.
- Available in 300 mil 48 pin SSOP.

BLOCK DIAGRAM



PIN CONFIGURATION



Note: ^: Pull up, #: Active Low *: Bi-directional latched at power-up

I/O MODE CONFIGURATION

MODE (Pin 7)	PIN 2
1 (OUTPUT)	REF0
0 (INPUT)	PCI_STOP

POWER GROUP

- VDD1: REF, XIN, XOUT, PLL CORE
- VDD2: PCI_F, PCI(0:4)
- VDD3: SDRAM_F, SDRAM(0:11)
- VDD4: 48MHz, 24MHz, SDATA, SCLK
- VDDL1: IOAPIC
 VDDL2: CPU_F, CPU1

KEY SPECIFICATIONS

- CPU Cycle to Cycle jitter: 250ps.
- PCI Cycle to Cycle jitter: 250ps.
- SDRAM to SDRAM skew: 500ps.
- PCI to PCI skew: 500ps.
- CPU to CPU skew 250ps
- CPU to PCI skew: 1 ~ 4ns, typical 2ns
- SDRAMIN to SDRAM skew: 3 ~ 4ns, typical 3.5ns.



PIN DESCRIPTIONS

Name	Number	Туре	Description
VDD1	1	Р	Power supply for REF0, REF1, and crystal oscillator.
VDD2	6,14	Р	Power supply for PCI_F, PCI(0:4).
VDD3	19,30,36	Р	Power supply for SDRAM(0:11), SDRAM_F.
VDD4	27	Р	Power supply for 24MHz and 48MHz.
VDDL1	48	Р	Power supply for IOAPIC (2.5V).
VDDL2	42	Р	Power supply for CPU_F and CPU1 (2.5V).
GND	3,9,16,22, 33,39,45	Ρ	Ground.
XIN	4	Ι	14.318MHz crystal input to be connected to one end of the crystal.
XOUT	5	0	14.318MHz crystal output.
PCI0/F3* REF1/F2* 24MHz/F1* 48MHz/F0*	8,46,25,26	В	At power up, these pins are input pins and will determine the CPU clock frequency. After input sampling, these pins will generate output clocks. FS0, FS1 and FS2 have internal pull up (high by default) while FS3 has internal pull down (low by default).
PCI_F, PCI(0:4)	7,8,10,11,12, 13	0	PCI clocks with frequencies defined by Frequency Table. These pins except PCI_F will be LOW when PCI_STOP is LOW.
CPU_F, CPU1	44,43	0	CPU clocks with frequencies defined by Frequency Table. These pins are LOW when CPU_STOP is LOW except CPU_F.
SDRAM (0:11), SDRAM_F	38,37,35,34,32, 31,29,28,21,20, 18,17,40	0	Buffer output from SDRAMIN pin. These pins are LOW when CPU_STOP is LOW except SDRAM_F is free running output.
SDATA	23	В	Opriel dete in sut fan opriel interfore, naat
SCLK	24	I	Serial data input for serial interface port.
REF0//PCI_STOP	2	В	Multiplexed pin controlled by MODE signal. PCI_STOP will stop PCI clock except PCI_F when LOW.
CPU_STOP	41	Ι	CPU_STOP input will stop CPU1, IOAPIC and SDRAM(0:11) when LOW.
PCI_F/MODE	7	В	At power-on, MODE function will be activated. When MODE is Low, Pin 2 is input for PCI_STOP. When high, Pin2 is output for REF0. After input data latched, this pin will generate free running PCI bus clock.
48MHz	26	В	48MHz output for USB after input data latched during power-on.
24MHz	25	В	24MHz output for SUPER I/O after input data latched during power-on.
REF1/FS2	46	В	Buffered reference clock output after input data latched during power-on.
SDRAMIN	15	I	Buffer input pin: The signal provided to this input pin is buffered to 13 SDRAM outputs.
IOAPIC	47	0	2.5V Buffered reference clock. This pin will be LOW when CPU_STOP is low.

47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991



POWER MANAGEMENT

CPU_STOP	PCI_SOTP	CPU1	PCI	PCI_F,CPU_F,SDRAM_F	SDRAM	IOAPIC	XTAL,VCO
1	1	Running	Running	Running	Running	Running	Running
0	1	Low	Running	Running	Low	Low	Running
1	0	Running	Low	Running	Running	Running	Running

FREQUENCY (MHz) SELECTION TABLE

I2C Byte0 Bit2	FS3	FS2	FS1	FS0	CPU	PCI
	0	0	0	0	80	40.0
	0	0	0	1	75	37.5
	0	0	1	0	83.3	41.7
	0	0	1	1	66.8	33.4
	0	1	0	0	103	34.3
	0	1	0	1	112	37.3
	0	1	1	0	68	34.0
0	0	1	1	1	100.2	33.4
(default)	1	0	0	0	120	40.0
	1	0	0	1	115	38.3
	1	0	1	0	110	36.3
	1	0	1	1	105	35.0
	1	1	0	0	140	35.0
	1	1	0	1	150	37.5
	1	1	1	0	124	31.0
	1	1	1	1	133.3	33.3
	0	0	0	0	135	33.8
	0	0	0	1	130	32.5
	0	0	1	0	126	31.5
	0	0	1	1	118	39.3
	0	1	0	0	116	38.4
	0	1	0	1	95	31.7
	0	1	1	0	90	30.0
1	0	1	1	1	85	28.3
I	1	0	0	0	166	41.5
	1	0	0	1	160	40.0
	1	0	1	0	155	38.8
	1	0	1	1	148	37.0
	1	1	0	0	146	36.5
	1	1	0	1	144	36.0
	1	1	1	0	142	35.5
	1	1	1	1	138	34.5

47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991



I2C BUS CONFIGURATION SETTING

Addroso Assignment	A6	A5	A4	A3	A2	A1	A0	R/W
Address Assignment	1	1	0	1	0	0	1	_
Slave Receiver/Transmitter	Provide	Provides both slave write and readback functionality						
Data Transfer Rate	Standar	standard mode at 100kbits/s						
Serial Bits Reading	Byte 0 Byte 1	The serial bits will be read or sent by the clock driver in the following order Byte 0 Bits 7, 6, 5, 4, 3, 2, 1, 0 Byte 1 Bits 7, 6, 5, 4, 3, 2, 1, 0 - - Byte N Bits 7, 6, 5, 4, 3, 2, 1, 0						
Data Protocol	This serial protocol is designed to allow both blocks write and read from the controller. The bytes must be accessed in sequential order from lowest to highest byte. Each byte transferred must be followed by 1 acknowledge bit. A byte transferred without acknowledged bit will terminate the transfer. The write or read block both begins with the master sending a slave address and a write condition (0xD2) or a read condition (0xD3). Following the acknowledge of this address byte, in Write Mode: the Command Byte and Byte Count Byte must be sent by the master but ignored by the slave, in Read Mode: the Byte Count Byte will be read by the master then all other Data Byte. Byte Count Byte default at power-up is = (0x09).							

I2C CONTROL REGISTERS

1. BYTE 0: Functional and Frequency Select Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	8	0	FS3 (see Frequency selection Table)
Bit 6	46	0	FS2 (see Frequency selection Table)
Bit 5	25	0	FS1 (see Frequency selection Table)
Bit 4	26	0	FS0 (see Frequency selection Table)
Bit 3	-	0	Frequency selection control bit 1=Via I2C, 0=Via External jumper
Bit 2	-	0	I2C Selection (see Frequency selection Table)
Bit 1	-	0	0=Normal 1=Spread Spectrum enable, \pm 0.25% Center Spread
Bit 0	-	0	0=Normal 1=Tristate Mode for all outputs

2. BYTE 1: CPU Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	46	Х	Inverted Power on latched FS2 value (Read only)
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	40	1	SDRAM_F (Active/Inactive)
Bit 2	-	1	Reserved
Bit 1	43	1	CPU1 (Active/Inactive)
Bit 0	44	1	CPU_F (Active/Inactive)

3. BYTE 2: PCI Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	7	1	PCI_F (Active/Inactive)
Bit 5	-	1	Reserved
Bit 4	13	1	PCI4 (Active/Inactive)
Bit 3	12	1	PCI3 (Active/Inactive)
Bit 2	11	1	PCI2 (Active/Inactive)
Bit 1	10	1	PCI1 (Active/Inactive)
Bit 0	8	1	PCI0 (Active/Inactive)

4. BYTE 3: SDRAM Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	26	Х	Inverted Power on latched FS0 value (Read only)
Bit 5	26	1	48MHz
Bit 4	25	1	24MHz
Bit 3	-	1	Reserved
Bit 2	21,20,18,17	1	SDRAM (8:11) (Active/Inactive)
Bit 1	32,31,29,28	1	SDRAM (4:7) (Active/Inactive)
Bit 0	38,37,35,34	1	SDRAM (0:3) (Active/Inactive)

5. BYTE 4: Control Register (1=Enable, 0=Disable)

PhaseLink

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	25	Х	Inverted Power on latched FS1 value (Read only)
Bit 2	-	1	Reserved
Bit 1	8	Х	Inverted Power on latched FS3 value (Read only)
Bit 0	-	1	Reserved

6. BYTE 5: Peripheral Clock Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	47	1	IOAPIC (Active/Inactive)
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	46	1	REF1 (Active/Inactive)
Bit 0	2	1	REF0 (Active/Inactive)

7. BYTE 6: Revision ID and Vendor ID Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	0	Revision ID Bit 3*
Bit 6	-	0	Revision ID Bit 2*
Bit 5	-	0	Revision ID Bit 1*
Bit 4	-	0	Revision ID Bit 0*
Bit 3	-	0	Vendor ID Bit 3*
Bit 2	-	0	Vendor ID Bit 2*
Bit 1	-	1	Vendor ID Bit 1*
Bit 0	-	1	Vendor ID Bit 0*

Note: *: Default value at power-up

8. BYTE 7: Linear Programming (M) Register (1=Enable, 0=Disable)

Bit	Pin#	Default	Description
Bit 7	-	0	Linear programming sign bit (0 is $+$, 1 is $-$)
Bit 6	-	0	Linear programming magnitude bit 6 (MSB)
Bit 5	-	0	Linear programming magnitude bit 5
Bit 4	-	0	Linear programming magnitude bit 4
Bit 3	-	0	Linear programming magnitude bit 3
Bit 2	-	0	Linear programming magnitude bit 2
Bit 1	-	0	Linear programming magnitude bit 1
Bit 0	-	0	Linear programming magnitude bit 0 (LSB)

9. BYTE 8: Device ID Register (1=Enable, 0=Disable)

L PhaseLink

Bit	Pin#	Default	Description
Bit 7	-	0	Reserved
Bit 6	-	0	Device ID Bit 6*
Bit 5	-	0	Device ID Bit 5*
Bit 4	-	0	Device ID Bit 4*
Bit 3	-	0	Device ID Bit 3*
Bit 2	-	0	Device ID Bit 2*
Bit 1	-	0	Device ID Bit 1*
Bit 0	-	0	Device ID Bit 0*

Note: *: Default value at power-up



PROGRAMMING OF CPU FREQUENCY

To simplify traditional loop counter setting, the PLL202-01 device incorporates SMART-BYTE technology with a single byte programming via I2C to better optimize clock jitter and spread spectrum performance. Detail of PLL202-01's dual mode frequency programming method is described below:

1. ROM-table Frequency Programming:

The pre-defined 32 frequencies found in Frequency table can be accessed either through 5 external jumpers or by setting internal I2C register in BYTE0.

2. Micro-step Linear Frequency Programming:

CPU Frequency can be programmed via I2C in fine and linear positive or negative stepping around selected CPU frequency in Frequency table. The highest step is either +127 or -127. Other bus frequencies will be changed proportionally with the rate that CPU frequency change. The formula is as follow:

 $F_{CPU} = F_{CPU,ROM-Table} \pm \alpha (=0.22)^* M$

Where:

- 1. M is magnitude factor defined in I2C Byte 7.bit(0:6)
- 2. \pm (sign bit) of M is defined in I2C Byte7.bit 7
- 3. α is a constant α = 0.22

FREQUENCY PROGRAMMING EXAMPLE:

1. Procedures to program target CPU frequency to 139.0 Mhz:

A. Locate the closest CPU frequency from Frequency-ROM table: 135

C. Solve M (Linear Magnitude factor) in integer:

$$M = (F_{CPU} - F_{CPU-ROMTABLE}) / \alpha$$

= (139 - 135) / 0.22
= 18

D. Program I2C register:

5 4 7 6 3 2 0 1 Setting of I2C.BYTE0 0 0 0 0 1 1 0 0 FS3 FS2 FS1 FS0 CTR FS4 7 6 5 4 3 2 0 Setting of M = +18 in I2C.BYTE7 0 0 0 1 0 0 1 0 Sign M6 M5 M4 M3 M2 M1 M0 $F_{CPU} = 135 + (0.22) * 18 = 138.96$ (% of frequency increased = 2.9 %) $F_{PCI} = 33.8 * (1+2.9\%) = 34.8$



ELECTRICAL SPECIFICATIONS

1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V _{DD}	V _{SS} -0.5	7	V
Input Voltage, dc	VI	V _{SS} -0.5	V _{DD} +0.5	V
Output Voltage, dc	Vo	V _{SS} -0.5	V _{DD} +0.5	V
Storage Temperature	Τs	-65	150	°C
Ambient Operating Temperature	TA	0	70	°C
Junction Temperature	TJ		115	°C
ESD Voltage			2	KV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

2. AC/DC Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input High Voltage	VIH	All Inputs except XIN	2		V _{DD} +0.3	V
Input Low Voltage	VIL	All inputs except XIN	V _{SS} -0.3		0.8	V
Input High Current	Іін	V _{IN} = V _{DD}			5	uA
Input Low Current	lil1	VIN = 0V; Inputs with no pull-up resistors			uA	
Input Low Current	I _{IL2}	VIN = 0V; Inputs with pull-up resistors -200				uA
Pull-up resistor	R _{Pu}	Pin 2,7,25,26,41,46		240		Kohm
Pull-down resistor	R _{Pd}	Pin 8		240		Konm
Input frequency	Fi	V _{DD} = 3.3V	12	14.318	16	Mhz
	CIN	Logic Inputs			5	PF
Input Capacitance	CINX	XIN & XOUT pins	27	36	45	PF



2. Output Buffer Electrical Specifications

Unless otherwise stated, all power supplies = $3.3V\pm5\%$, and ambient temperature range T_A= 0° C to 70° C

PARAMETERS	SYMBOL	OUTPUTS	CONDITIONS	MIN.	TYP.	MAX.	UNITS	
Output Rise time	Tor	CPU_F, CPU1	Measured @ 0.4V ~ 2.0V, C _L =10-20pf, 2.5V±5%	1		4		
		REF, 48MHz, 24MHz	Measured @ 0.4V ~ 2.4V, C_L =10-20pf	1		4	V/ns	
		SDRAM, SDRAM_F, PCI_F,PCI	Measured @ 0.4V ~ 2.4V, C_L =10-30pf				V/ns	
		IOAPIC	Measured @ $0.4V \sim 2.0V$, C _L =10-30pf, 2.5V \pm 5%	1		4		
	Tof	CPU_F, CPU1	Measured @ 2.0 ~ 0.4V, C _L =10-20pf, 2.5V±5%	1		4	V/ns	
		REF, 48MHz, 24MHz	Measured @ $2.4V \sim 0.4V$, C _L =10-20pf	1		4		
Output Fall time		SDRAM, SDRAM_F, PCI_F, PCI	Measured @ 2.4V ~ 0.4V, C_L =10-30pf	1		4		
		IOAPIC	Measured @ $2.0V \sim 0.4V$, C _L =10-30pf, $2.5V\pm5\%$					
Duty Cycle	DT	CPU_F,CPU1,SDRAM, PCI_F,PCI, 48MHz, 24MHz	Measured @ 1.5V $C_L=20pf$	45	50	55	%	
		IOAPIC,REF	Measured @ 1.5V, C∟=20~30pf	40		60		
	Tskew	CPU to CPU	Measured @ 1.5V, equal loads			250	- ps	
		SDRAM to SDRAM				250		
Clock Skew		PCI to PCI				500		
CIUCK SKEW		CPU to SDRAM				250		
		SDRAMIN to SDRAM		3		5		
		CPU to PCI		1		4	ns	
	Zo	CPU_F,CPU1	V _{DD} =3.3V(2.5V)±5%		30			
Output Impedance		REF0,48MHz,24MHz, PCI_F,PCI)/ -2 2)/ 50/		25		Ohm	
		SDRAM,SDRAM_F, REF1	V _{DD} =3.3V±5%		20			
		IOAPIC	V _{DD} =3.3V(2.5V)±5%		20			




2. Output Buffer Electrical Specifications, continued

Unless otherwise stated, all power supplies = 3.3V \pm 5%, and ambient temperature range T_A= 0°C to 70°C


PARAMETERS	SYMBOL	OUTPUTS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
		SDRAM,SDRAM_F	- Vон = 1.5V	70	90	120	mA
		PCI_F,PCI		70	90	120	
Output High Current		REF		40	50	65	
Output High Current	Іон	48MHz,24MHz		40	50	65	
		CPU_F,CPU1	V _{он} = 1.25V	45	60	80	
		IOAPIC	$(V_{DD} = 2.5V \pm 5\%)$	60	80	105	
		SDRAM,SDRAM_F		70	90	120	mA ps
	lol	PCI_F,PCI	V _{OL} = 1.5V	70	90	120	
Output Law Current		REF	VOL - 1.5V	40	50	65	
Output Low Current		48MHz,24MHz		40	50	65	
		CPU_F,CPU1	V _{OH} = 1.25V (V _{DD} = 2.5V±5%)	45	60	80	
		IOAPIC		60	80	105	
	Jsigma	CPU	- Measured @ 1.25V			150	
litter One Ciama		IOAPIC				500	
Jitter, One Sigma		PCI	Measured @ 1.5V			150	
		REF,48MHz,24MHz				500	
	Jads	CPU	Measured @ 1.25V	-0.25		0.25	- ns
litter Absolute		IOAPIC		-1		1	
Jitter, Absolute		PCI	Measured @ 1.5V	-0.5		0.5	
		REF,48MHz,24MHz		-1		1	
litter (avale to evale)		CPU	Measured @ 1.25V			250	
Jitter (cycle to cycle)	J _{cyc-cyc}	PCI	Measured @ 1.5V			500	ps



PACKAGE INFORMATION



ORDERING INFORMATION



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by PhaseLink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.