

### **DS28E15**

## 1-Wire SHA-256 Secure Authenticator with 512-Bit User EEPROM

### **General Description**

The DS28E15 combines crypto-strong bidirectional secure challenge-and-response authentication functionality with an implementation based on the FIPS 180-3-specified Secure Hash Algorithm (SHA-256). A 512-bit user-programmable EEPROM array provides nonvolatile storage of application data. Additional protected memory holds a read-protected secret for SHA-256 operations and settings for memory protection control. Each device has its own guaranteed unique 64-bit ROM identification number (ROM ID) that is factory programmed into the chip. This unique ROM ID is used as a fundamental input parameter for cryptographic operations and also serves as an electronic serial number within the application. A bidirectional security model enables two-way authentication between a host system and slave-embedded DS28E15. Slave-to-host authentication is used by a host system to securely validate that an attached or embedded DS28E15 is authentic. Hostto-slave authentication is used to protect DS28E15 user memory from being modified by a nonauthentic host. The DS28E15 communicates over the single-contact 1-Wire® bus at overdrive speed. The communication follows the 1-Wire protocol with the ROM ID acting as node address in the case of a multidevice 1-Wire network.


#### **Features**

- Symmetric-Key-Based Bidirectional Secure Authentication Model Based on SHA-256
- Strong Authentication with a High-Bit-Count User-Programmable Secret and Input Challenge
- 512 Bits of User EEPROM Partitioned Into Two Pages of 256 Bits
- User-Programmable and Irreversible EEPROM Protection Modes Including Authentication, Write and Read Protect, and OTP/EPROM Emulation
- Unique Factory-Programmed, 64-Bit Identification Number
- Single-Contact 1-Wire Interface
- ♦ Operating Range: 3.3V ±10%, -40°C to +85°C
- ±8kV HBM ESD Protection (typ)
- 2-Pin SFN, 6-Pin TDFN-EP, and 6-Pin TSOC Packages

#### **Applications**

Authentication of Consumables Secure Feature Control

Ordering Information appears at end of data sheet.



**Typical Application Circuit** 

1-Wire is a registered trademark of Maxim Integrated Products, Inc.

For related parts and recommended products to use with this part, refer to: www.maxim-ic.com/DS28E15.related

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **DS28E15**

## 1-Wire SHA-256 Secure Authenticator with 512-Bit User EEPROM

### ABSOLUTE MAXIMUM RATINGS

| IO Voltage Range to GND     | 0.5V to +4.0V |
|-----------------------------|---------------|
| IO Sink Current             |               |
| Operating Temperature Range | 40°C to +85°C |
| Junction Temperature        | +150°C        |

**Note:** The SFN package is qualified for electro-mechanical contact applications only, not for soldering. For more information, refer to Application Note 4132: *Attachment Methods for the Electro-Mechanical SFN Package*.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Note 1)

| PARAMETER                       | SYMBOL            | CONDITIONS                            | MIN                 | ТҮР                        | MAX   | UNITS |
|---------------------------------|-------------------|---------------------------------------|---------------------|----------------------------|-------|-------|
| IO PIN: GENERAL DATA            |                   |                                       | ·                   |                            |       |       |
| 1-Wire Pullup Voltage           | V <sub>PUP</sub>  | (Note 2)                              | 2.97                |                            | 3.63  | V     |
| 1-Wire Pullup Resistance        | R <sub>PUP</sub>  | V <sub>PUP</sub> = 3.3V ±10% (Note 3) | 300                 |                            | 1500  | Ω     |
| Input Capacitance               | C <sub>IO</sub>   | (Notes 4, 5)                          |                     | 1500                       |       | рF    |
| Input Load Current              | ١L                | IO pin at V <sub>PUP</sub>            |                     | 5                          | 19.5  | μA    |
| High-to-Low Switching Threshold | V <sub>TL</sub>   | (Notes 6, 7)                          |                     | 0.65 x<br>V <sub>PUP</sub> |       | V     |
| Input Low Voltage               | V <sub>IL</sub>   | (Notes 2, 8)                          |                     |                            | 0.3   | V     |
| Low-to-High Switching Threshold | V <sub>TH</sub>   | (Notes 6, 9)                          |                     | 0.75 x<br>V <sub>PUP</sub> |       | V     |
| Switching Hysteresis            | V <sub>HY</sub>   | (Notes 6, 10)                         |                     | 0.3                        |       | V     |
| Output Low Voltage              | V <sub>OL</sub>   | I <sub>OL</sub> = 4mA (Note 11)       |                     |                            | 0.4   | V     |
| Recovery Time                   | t <sub>REC</sub>  | $R_{PUP} = 1500\Omega$ (Notes 2, 12)  | 5                   |                            |       | μs    |
| Time Slot Duration              | t <sub>SLOT</sub> | (Notes 2, 13)                         | 13                  |                            |       | μs    |
| IO PIN: 1-Wire RESET, PRESEN    | CE-DETECT         | CYCLE                                 |                     |                            |       |       |
| Reset Low Time                  | t <sub>RSTL</sub> | (Note 2)                              | 48                  |                            | 80    | μs    |
| Reset High Time                 | t <sub>RSTH</sub> | (Note 14)                             | 48                  |                            |       | μs    |
| Presence-Detect Sample Time     | t <sub>MSP</sub>  | (Notes 2, 15)                         | 8                   |                            | 10    | μs    |
| IO PIN: 1-Wire WRITE            |                   |                                       |                     |                            |       |       |
| Write-Zero Low Time             | twol              | (Notes 2, 16)                         | 8                   |                            | 16    | μs    |
| Write-One Low Time              | t <sub>W1L</sub>  | (Notes 2, 16)                         | 1                   |                            | 2     | μs    |
| IO PIN: 1-Wire READ             |                   |                                       |                     |                            |       |       |
| Read Low Time                   | t <sub>RL</sub>   | (Notes 2, 17)                         | 1                   |                            | 2 - δ | μs    |
| Read Sample Time                | t <sub>MSR</sub>  | (Notes 2, 17)                         | t <sub>RL</sub> + δ |                            | 2     | μs    |

### **DS28E15**

## 1-Wire SHA-256 Secure Authenticator with 512-Bit User EEPROM

### ELECTRICAL CHARACTERISTICS (continued)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Note 1)

|  | PARAMETER  | SYMBOL  | CONDITIONS   | MIN   | TYP  | MAX   | UNITS                |
|--|--|---|--|---|--|---|----------------------|
| EEPRO  | Μ  |   |  |   |  |   |                      |
| Programming Current  |  | I <sub>PROG</sub>   | V <sub>PUP</sub> = 3.63V (Notes 5, 18)   |   |  | 1   | mA                   |
| Program<br>Segmen  | nming Time for a 32-Bit<br>nt  | tprog   | (Note 19)  |   |  | 10  | ms                   |
| Write/Er   | ase Cycling Endurance  | N <sub>CY</sub>   | T <sub>A</sub> = +125°C (Notes 20, 21)   | 100k  | -  |   | _                    |
| Data Re  | etention   | t <sub>DR</sub>   | T <sub>A</sub> = +125°C (storage) (Notes 22, 23, 24)   | 10  |  |   | Years                |
| SHA-25   | 6 ENGINE   |   | -  |   |  | -   |                      |
| Comput   | ation Current  | I <sub>CSHA</sub>   |  |   |  |   | mA                   |
| Comput   | ation Time   | tCSHA   | Refer to the full data sheet.  | II data sheet.  |  |   | ms                   |
| Note 6:<br>Note 7:<br>Note 8:<br>Note 9:<br>Note 10:<br>Note 11:<br>Note 12:<br>Note 13: | $V_{TL}$ , $V_{TH}$ , and $V_{HY}$ are a f<br>capacitive loading on IO.<br>of $V_{TL}$ , $V_{TH}$ , and $V_{HY}$ .<br>Voltage below which, duri<br>The voltage on IO must b<br>Voltage above which, duri<br>After $V_{TH}$ is crossed durin<br>The I-V characteristic is lin<br>Applies to a single device<br>Defines maximum possible | iunction of the<br>Lower V <sub>PUP</sub> ,<br>ing a falling e<br>e less than o<br>ing a rising e<br>near for volta<br>e attached to<br>le bit rate. Ec |  | citive load<br>Iriving IO<br>east V <sub>HY</sub>                                       | to a logic<br>to be dete   | ad to lowe  | er values            |
| Note 15:<br>Note 16:<br>Note 17:   | Interval after t <sub>RSTL</sub> during<br>ence detect pulse could b<br>$\epsilon$ in <u>Figure 11</u> represents<br>maximum duration for the<br>$\delta$ in <u>Figure 11</u> represents<br>threshold of the bus mast  | which a bus<br>be outside the<br>the time requ<br>master to pu<br>the time requ<br>er. The actua  | master can read a logic 0 on IO if there is a l<br>s interval but will be complete within 2ms after<br>irred for the pullup circuitry to pull the voltage<br>ill the line low is $t_{W1L(MAX)} + t_F - \varepsilon$ and $t_{W0L(N)}$<br>irred for the pullup circuitry to pull the voltage<br>il maximum duration for the master to pull the<br>BOM programming interval or SHA-256 comp | DS28E15<br>er power-u<br>on IO up<br>MAX) + <sup>t</sup> F -<br>on IO up<br>line low is | present.<br>μp.<br>from V <sub>IL</sub><br>- ε, respect<br>from V <sub>IL</sub><br>s t <sub>RL(MAX</sub> | to V <sub>TH</sub> . Th<br>ctively.<br>to the inp<br>) + t <sub>F</sub> . | ne actual<br>ut-high |

- **Note 18:** Current drawn from IO during the EEPROM programming interval or SHA-256 computation. The pullup circuit on IO during the programming and computation interval should be such that the voltage at IO is greater than or equal to V<sub>PUP(MIN)</sub>. A low-impedance bypass of R<sub>PUP</sub> activated during programming and computation is the recommended way to meet this requirement.
- Note 19: Refer to the full data sheet.
- Note 20: Write-cycle endurance is tested in compliance with JESD47G.
- Note 21: Not 100% production tested; guaranteed by reliability monitor sampling.
- Note 22: Data retention is tested in compliance with JESD47G.
- Note 23: Guaranteed by 100% production test at elevated temperature for a shorter time; equivalence of this production test to thedata sheet limit at operating temperature range is established by reliability testing.


## DS28E15 1-Wire SHA-256 Secure Authenticator with 512-Bit User EEPROM

### ELECTRICAL CHARACTERISTICS (continued)

(T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.) (Note 1)

Note 24: EEPROM writes can become nonfunctional after the data-retention time is exceeded. Long-term storage at elevated temperatures is not recommended.

Note 25: Refer to the full data sheet.



### **Pin Configurations**

### **Pin Descriptions**

|     | PIN        |      | NAME | FUNCTION   |  |  |
|-----|------------|------|------|--|--|--|
| SFN | TDFN-EP    | TSOC | NAME | FUNCTION   |  |  |
|     | 1, 4, 5, 6 | 3– 6 | N.C. | Not Connected  |  |  |
| 1   | 2          | 2    | IO   | 1-Wire Bus Interface. Open-drain signal that requires an external pullup resistor.   |  |  |
| 2   | 3          | 1    | GND  | Ground Reference   |  |  |
|     |            |      | EP   | Exposed Pad (TDFN Only). Solder evenly to the board's ground plane for proper operation. Refer to Application Note 3273: <i>Exposed Pads: A Brief Introduction</i> for additional information. |  |  |

## DS28E15 1-Wire SHA-256 Secure Authenticator with 512-Bit User EEPROM

Note to readers: This document is an abridged version of the full data sheet. Additional device information is available only in the full version of the data sheet. To request the full data sheet, go to <u>www.maxim-ic.com/</u> <u>DS28E15</u> and click on **Request Full Data Sheet**.

### **Ordering Information**

| TEMP RANGE     | PIN-PACKAGE  |
|----------------|--|
| -40°C to +85°C | 2 SFN  |
| -40°C to +85°C | 2 SFN (2.5k pcs)   |
| -40°C to +85°C | 6 TDFN-EP*<br>(2.5k pcs)   |
| -40°C to +85°C | 6 TSOC   |
| -40°C to +85°C | 6 TSOC (4k pcs)  |
|                | -40°C to +85°C<br>-40°C to +85°C<br>-40°C to +85°C<br>-40°C to +85°C |

+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

\*EP = Exposed pad.

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE<br>TYPE | PACKAGE<br>CODE | OUTLINE<br>NO. | LAND<br>PATTERN NO. |
|-----------------|-----------------|----------------|---------------------|
| 2 SFN           | T23A6N+1        | <u>21-0575</u> | —                   |
| 6 TDFN-EP       | T633+2          | <u>21-0137</u> | <u>90-0058</u>      |
| 6 TSOC          | D6+1            | <u>21-0382</u> | <u>90-0321</u>      |

### **DS28E15**

### 1-Wire SHA-256 Secure Authenticator with 512-Bit User EEPROM

### **Revision History**

| REVISION | REVISION | DESCRIPTION     | PAGES   |
|----------|----------|-----------------|---------|
| NUMBER   | DATE     |                 | CHANGED |
| 0        | 6/12     | Initial release | —       |

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

#### Maxim Integrated Products, Inc. 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 \_

© 2012 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.

43