

General Description

The DS1875 controls and monitors all functions for burstmode transmitters, APD receivers, and video receivers. It also includes a power-supply controller for APD bias generation, and provides all SFF-8472 diagnostic and monitoring functionality. The combined solution of the DS1875 and the MAX3643 laser driver provides APC loop, modulation current control, and eye safety functionality. Ten ADC channels monitor VCC, temperature (both internal signals), and eight external monitor inputs (MON1-MON8) that can be used to meet transmitter. digital receiver, video receiver, and APD receiver-signal monitoring requirements. Four total DAC outputs are available. A PWM controller with feedback and compensation pins can be used to generate the bias for an APD or as a step-down converter. Five I/O pins allow additional monitoring and configuration.

Applications

BPON, GPON, or EPON Optical Triplexers SFF, SFP, and SFP+ Transceiver Modules APD Controller


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS1875T+	-40°C to +95°C	38 TQFN-EP*
DS1875T+T&R	-40°C to +95°C	38 TQFN-EP*

+Denotes a lead-free/RoHS-compliant package.

T&R = Tape and reel.

Pin Configuration



Features

- Meets All PON Burst-Timing Requirements for **Burst-Mode Operation**
- ♦ Laser Bias Controlled by APC Loop and **Temperature Lookup Table (LUT)**
- **♦ Laser Modulation Controlled by Temperature LUT**
- ♦ Six Total DACs: Four External, Two Internal
- **♦ Two 8-Bit DACs, One of Which is Optionally** Controlled by MON4 Voltage
- ♦ Internal 8-Bit DAC Controlled by a Temperature-Indexed LUT
- **♦ PWM Controller**
- ♦ Boost or Buck Mode
- **♦** Boost Mode: Uses Optional External Components, Up to 90V Bias Generation
- ♦ 131kHz, 262kHz, 525kHz, or 1050kHz Selectable-**Switching Frequency**
- **♦** APD Overcurrent Protection Using Optional Fast Shutdown
- **♦** 10 Analog Monitor Channels: Temperature, V_{CC}, **Eight Monitors**
- ♦ Internal, Factory-Calibrated Temperature Sensor
- ♦ RSSI with 29dB Electrical Dynamic
- Five I/O Pins for Additional Control and Monitoring Functions, Four of Which are Either Digital I/O or Analog Monitors
- **♦** Comprehensive Fault-Measurement System with Maskable Laser Shutdown Capability
- **Two-Level Password Access to Protect Calibration Data**
- ♦ 120 Bytes of Password-1 Protected Memory
- ♦ 128 Bytes of Password-2 Protected Memory in **Main Device Address**
- ♦ 256 Additional Bytes Located at A0h Slave **Address**
- ♦ I²C-Compatible Interface for Calibration and Monitoring
- ♦ 2.85V to 3.9V Operating Voltage Range
- **♦** -40°C to +95°C Operating Temperature Range
- ♦ 38-Pin TQFN (5mm x 7mm) Package

Maxim Integrated Products 1

^{*}EP = Exposed pad.

TABLE OF CONTENTS	
Absolute Maximum Ratings	
Recommended Operating Conditions	
AC Electrical Characteristics	
Electrical Characteristics (DAC1 and M4DAC)	
Analog Input Characteristics (BMD, TXP HI, TXP LO, HBIAS)	
Analog Output Characteristics	
PWM Characteristics	
Timing Characteristics (Control Loop and Quick Trip)	
Analog Voltage Monitoring	8
Digital Thermometer	
Nonvolatile Memory Characteristics	
I ² C Timing Specifications	
Typical Operating Characteristics	
Pin Description	
Block Diagram	
Typical Operating Circuit	
Detailed Description	
Bias Control	
Autodetect Bias Control	
Open-Loop Bias Control	
Closed-Loop Bias Control	
DC Operation	
Modulation Control	
BIAS and MOD Output During Power-Up	
BIAS and MOD Output as a Function of Transmit Disable (TX-D)	
APC and Quick-Trip Shared Comparator Timing	
Monitors and Fault Detection	
Monitors	
Power-On Analog (POA)	
Quick-Trip Monitors and Alarms	
MON3 Quick Trip	
ADC Monitors and Alarms	
ADC Timing	
Right-Shifting ADC Result	
Transmit Fault (TX-F) Output	
Safety Shutdown (FETG) Output	
Determining Alarm Causes Using the I ² C Interface	
2	

	TABLE OF CONTENTS (continued)	
	Die Identification	23
	Low-Voltage Operation	23
	Enhanced RSSI Monitoring (Dual Range Functionality)	23
	PWM Controller	25
	Inductor Selection	26
	Stability and Compensation Component Selection	27
	DAC1 Output	27
	M4DAC Output	27
	Digital I/O Pins	27
Ι2	C Communication	29
	I ² C Definitions	29
	I ² C Protocol	30
M	lemory Map	31
	Memory Organization	31
	Shadowed EEPROM	32
R	egister Descriptions	33
	Lower Memory Register Map	33
	Table 00h Register Map	34
	Table 01h Register Map	35
	Table 02h Register Map	36
	Table 03h Register Map	37
	Table 04h Register Map	38
	Table 05h Register Map	38
	Table 06h Register Map	39
	Table 07h Register Map	39
	Table 08h Register Map	40
	Auxiliary A0h Memory Register Map	41
	Lower Memory Register Descriptions	42
	Table 00h Register Descriptions	57
	Table 01h Register Descriptions	57
	Table 02h Register Descriptions	61
	Table 03h Register Descriptions	87
	Table 04h Register Descriptions	87
	Table 05h Register Descriptions	88
	Table 06h Register Descriptions	89
	Table 07h Register Descriptions	90
	Table 08h Register Descriptions	91
	/TI//AI/TI	ა

TABLE OF CONTENTS (continued)	
Auxiliary Memory A0h Register Descriptions	
Package Information	
Figure 1. Power-Up Timing (BEN is a Long Burst)	
Figure 2. TX-D Timing	
Figure 3. APC Loop and Quick-Trip Sample Timing	
Figure 4. M3QT Timing	
Figure 5. ADC Timing with EN5TO8B = 0	
Figure 6. ADC Timing with EN5TO8B = 1	
Figure 7. TX-F Timing	
Figure 8. FETG/Output Disable Timing (Fault Condition Detected)	
Figure 9. SEE Timing	
Figure 10. RSSI Flowchart	
Figure 11. PWM Controller Diagram	
Figure 12. PWM Controller Typical APD Bias Circuit	
Figure 13. PWM Controller Voltage Output Configuration	
Figure 14. PWM Controller Current-Sink Output Configuration	
Figure 15. I ² C Timing Diagram	
Figure 16. Memory Map	
LIST OF TABLES	
LIST OF TABLES	
Table 1. DS1875 Acronyms	
Table 2. Update Rate Timing	
Table 3. ADC Default Monitor Ranges	
Table 4. TX-F as a Function of TX-D and Alarm Sources	
Table 5. FETG, MOD, and BIAS Outputs as a Function of TX-D and Alarm Sources	
Table 6. MON3 Configuration Registers	
Table 7. MON3 Hysteresis Threshold Values	

ABSOLUTE MAXIMUM RATINGS

Voltage Range on MON1-MON8,
BEN, BMD, and TX-D Pins
Relative to Ground0.5V to (V _{CC} + 0.5V)*
Voltage Range on VCC, SDA, SCL,
D0-D3, and TX-F Pins Relative to Ground0.5V to 6V

Operating Temperature Range	40°C to +95°C
Programming Temperature Range	0°C to +85°C
Storage Temperature Range	55°C to +125°C
Soldering Temperature	Refer to the IPC/JEDEC
	J-STD-020 Specification.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40$ °C to +95°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Main Supply Voltage	Vcc	(Note 1)	+2.85		+3.9	V
High-Level Input Voltage (SDA, SCL, BEN)	V _{IH:1}		0.7 x V _{CC}		V _{CC} + 0.3	V
Low-Level Input Voltage (SDA, SCL, BEN)	V _{IL:1}		-0.3		0.3 x V _C C	V
High-Level Input Voltage (TX-D, LOSI, D0, D1, D2, D3)	V _{IH:2}		2.0		V _{CC} + 0.3	V
Low-Level Input Voltage (TX-D, LOSI, D0, D1, D2, D3)	V _{IL:2}		-0.3		+0.8	V

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.85V \text{ to } +3.9V, T_A = -40^{\circ}\text{C to } +95^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc	(Notes 1, 2)		5.5	10	mA
Output Leakage (SDA, TX-F, D0, D1, D2, D3)	ILO	(Note 2)			1	μΑ
Low-Level Output Voltage	V _{OL}	I _{OL} = 4mA			0.4	V
(SDA, TX-F, FETG, D0, D1, D2, D3)	VOL	I _{OL} = 6mA			0.6]
High-Level Output Voltage (FETG)	VoH	I _{OH} = 4mA	V _{CC} - 0.4			V
FETG Before Recall		(Note 3)		10	100	nA
Input Leakage Current (SCL, BEN, TX-D, LOSI)	I _{LI:1}				1	μΑ
Digital Power-On Reset	POD		1.0		2.2	V
Analog Power-On Reset	POA		2.1		2.75	V



^{*}Subject to not exceeding +6V.

ELECTRICAL CHARACTERISTICS (DAC1 AND M4DAC)

(V_{CC} = +2.85V to +3.9V, T_A = -40°C to +95°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DAC Output Range				2.5		V
DAC Output Resolution				8		Bits
DAC Output Integral Nonlinearity			-1		+1	LSB
DAC Output Differential Nonlinearity			-1		+1	LSB
DAC Error		T _A = +25°C	-1.25		+1.25	%FS
DAC Temperature Drift			-2		+2	%FS
DAC Offset			-12		+12	mV
Maximum Load			-500		+500	μΑ
Maximum Load Capacitance					250	pF

ANALOG INPUT CHARACTERISTICS (BMD, TXP HI, TXP LO, HBIAS)

($V_{CC} = +2.85V$ to +3.9V, $T_A = -40^{\circ}C$ to $+95^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
BMD, TXP HI, TXP LO Full-Scale Voltage	VAPC	(Note 4)		2.5		٧
HBIAS Full-Scale Voltage		(Note 5)		1.25		٧
BMD Input Resistance			35	50	65	kΩ
Resolution				8		Bits
Error		T _A = +25°C (Note 6)		±2		%FS
Integral Nonlinearity			-1		+1	LSB
Differential Nonlinearity			-1		+1	LSB
Temperature Drift			-2.5		+2.5	%FS

ANALOG OUTPUT CHARACTERISTICS

 $(V_{CC} = +2.85V \text{ to } +3.9V, T_A = -40^{\circ}\text{C to } +95^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
BIAS Current	IBIAS	(Note 1)		1.2		mA
IBIAS Shutdown Current	IBIAS:OFF			10	100	nA
Voltage at IBIAS			0.7	1.2	1.4	V
MOD Full-Scale Voltage	V _{MOD}	(Note 5)		1.25		V
MOD Output Impedance		(Note 7)		3		kΩ
V _{MOD} Error		T _A = +25°C (Note 8)	-1.25		+1.25	%FS
V _{MOD} Integral Nonlinearity			-1		+1	LSB
V _{MOD} Differential Nonlinearity			-1		+1	LSB
V _{MOD} Temperature Drift			-2		+2	%FS

PWM CHARACTERISTICS

($V_{CC} = +2.85V$ to +3.9V, $T_A = -40^{\circ}C$ to $+95^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PWM-DAC Full-Scale Voltage	VPWM-DAC			1.25		V
PWM-DAC Resolution					8	Bits
V _{PWM-DAC} Full-Scale Voltage Error		T _A = +25°C		1.25		%
V _{PWM-DAC} Integral Nonlinearity			-1		1	LSB
V _{PWM-DAC} Differential Nonlinearity			-1		1	LSB
V _{PWM-DAC} Temperature Drift			-2		+2	%FS
SW Output Impedance					20	Ω
SW Frequency Error	fswer	(Note 9)	-5		+7	%
SW Duty Cycle	D _{MAX}		89	90	91	%
Error-Amplifier Source Current				-10		μΑ
Error-Amplifier Sink Current				+10		μΑ
COMP High-Voltage Clamp				2.1		V
COMP Low-Voltage Clamp				0.8		V
Error-Amplifier Transconductance	G _M			425		μS
Error-Amplifier Output Impedance	REA			260		ΜΩ
FB Pin Capacitance				5		pF

TIMING CHARACTERISTICS (CONTROL LOOP AND QUICK TRIP)

(V_{CC} = +2.85V to +3.9V, T_A = -40°C to +95°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
First BMD Sample Following BEN	tfirst	(Note 10)				
Remaining Updates During BEN	tupdate	(Note 10)				
BEN High Time	tBEN:HIGH		400			ns
BEN Low Time	tBEN:LOW		96			ns
Output-Enable Time Following POA	tinit		10			ms
BIAS and MOD Turn-Off Delay	toff				5	μs
BIAS and MOD Turn-On Delay	ton				5	μs
FETG Turn-On Delay	t _{FETG:ON}				5	μs
FETG Turn-Off Delay	tFETG:OFF				5	μs

ANALOG VOLTAGE MONITORING

(V_{CC} = +2.85V to +3.9V, T_A = -40°C to +95°C, unless otherwise noted.)

PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADC Resolution					13		Bits
Input/Supply Accuracy (MON1–MON8, V _{CC})		ACC	At factory setting		0.25	0.50	%FS
Update Rate for MON1-MON4, a		tFRAME:1			78	95	ms
Update Rate for	MON5-MON8	tFRAME:2	Bit EN5TO8B is enabled in Table 02h, Register 89h		156	190	ms
Input/Supply Offs (MON1-MON8, V		Vos	(Note 11)		0	5	LSB
Factory Setting MON1-MON8 VCC MON3 Fine					2.5		V
]	Full scales are user programmable		6.5536]
]			312.5		μV

DIGITAL THERMOMETER

(V_{CC} = ± 2.85 V to ± 3.9 V, T_A = ± 40 °C to ± 95 °C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Thermometer Error	T _{ERR}	-40°C to +95°C			±3.0	°C

NONVOLATILE MEMORY CHARACTERISTICS

(V_{CC} = +2.85V to +3.9V, T_A = -40°C to +95°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FEDDOM Meito Cycles		At +85°C (Note 11)	50,000			
EEPROM Write Cycles		At +25°C (Note 11)	200,000			

I²C TIMING SPECIFICATIONS


(V_{CC} = +2.85V to +3.9V, T_A = -40°C to +95°C, timing referenced to V_{II} (MAX) and V_{IH}(MIN).) (See Figure 15.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	fscL	(Note 12)	0		400	kHz
Clock Pulse-Width Low	tLOW		1.3			μs
Clock Pulse-Width High	thigh		0.6			μs
Bus-Free Time Between STOP and START Condition	tBUF		1.3			μs
START Hold Time	tHD:STA		0.6			μs
START Setup Time	tsu:sta		0.6			μs
Data in Hold Time	thd:dat		0		0.9	μs
Data in Setup Time	tsu:dat		100			ns
Capacitive Load for Each Bus Line	CB				400	рF
Rise Time of Both SDA and SCL Signals	t _R	(Note 13)	20 + 0.1C _B		300	ns
Fall Time of Both SDA and SCL Signals	t _F	(Note 13)	20 + 0.1C _B		300	ns
STOP Setup Time	tsu:sto		0.6			μs
EEPROM Write Time	tw	(Note 14)			20	ms

- Note 1: All voltages are referenced to ground. Current into IC is positive, and current out of the IC is negative.
- Note 2: Digital inputs are at rail. FETG is disconnected. SDA = SCL = V_{CC}. SW, DAC1, and M4DAC are not loaded.
- Note 3: See the Safety Shutdown (FETG) Output section for details.
- Note 4: Eight ranges allow the full scale to change from 625mV to 2.5V.
- **Note 5:** Eight ranges allow the full scale to change from 312.5mV to 1.25V.
- **Note 6:** This specification applies to the expected full-scale value for the selected range. See the COMP RANGING register description for available full-scale ranges.
- **Note 7:** The output impedance of the DS1875 is proportional to its scale setting. For instance, if using the 1/2 scale, the output impedance would be approximately $1.56k\Omega$.
- **Note 8:** This specification applies to the expected full-scale value for the selected range. See the MOD RANGING register description for available full-scale ranges.
- Note 9: The switching frequency is selectable between four values: 131.25kHz, 262.5kHz, 525kHz, and 1050kHz.
- Note 10: See the APC and Quick-Trip Shared Comparator Timing section for details.
- Note 11: Guaranteed by design.
- Note 12: I²C interface timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I²C standard mode.
- Note 13: C_B—Total capacitance of one bus line in pF.
- Note 14: EEPROM write begins after a STOP condition occurs.


Typical Operating Characteristics

(V_{CC} = +2.85V to +3.9V, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)


 $(V_{CC} = +2.85V \text{ to } +3.9V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Typical Operating Characteristics (continued)


(V_{CC} = +2.85V to +3.9V, T_A = +25°C, unless otherwise noted.)















SW CURRENT INTO BSS123 FET







SWITCHING WAVEFORMS $V_{IN} = 3.3V$, $V_{OUT} \sim 90V$, $I_{OUT} \sim 1.25mA$, $C2 = 0.1 \mu F$




MIXKN 12


Pin Description

PIN	NAME	FUNCTION
1	BEN	Burst-Enable Input. Triggers the samples for the APC and quick-trip monitors.
2	SDA	I ² C Serial-Data Input/Output
3	SCL	I ² C Serial-Clock Input
4	TX-F	Transmit-Fault Output
5, 7, 11, 20, 36, 37, 38	N.C.	No Connection
6	FETG	FET Gate Output. Signals an external n-channel or p-channel MOSFET to enable/disable the laser's current.
8	TX-D	Transmit-Disable Input. Disables analog outputs.
9, 31, 35	Vcc	Power-Supply Input (2.85V to 3.9V)
10, 24, 32, 33	GND	Ground Connection
12	LOSI	Loss-of-Signal Input. Open-collector buffer for external loss-of-signal input. This input is accessible in the status register through the I ² C interface.
13	MON5/D0	External Monitor Input 5 or Digital I/O 0. This signal is the open-collector output driver for IN. It can also be controlled by the MUX0 and OUT0 bits. The voltage level of this pin can be read at INO. In analog input mode, the voltage at this pin is digitized by the internal 13-bit analog-to-digital converter and can be read through the I ² C interface. Alarm and warning values can be assigned to interrupt the processor based on the ADC result.
14, 15, 16	MON6/D1, MON7/D2, MON8/D3	External Monitor Inputs 6, 7, and 8 or Digital I/O 1, 2, and 3. In digital mode, these open-collector outputs are controlled by the OUTx bits, and their voltage levels can be read at the INx bits. In analog input mode, the voltages at these pins are digitized by the internal 13-bit analog-to-digital converter and can be read through the I ² C interface. Alarm and warning values can be assigned to interrupt the processor based on the ADC result. D2 is configurable as a quick-trip output for MON3.
17, 18, 19	MON1, MON2, MON4	External Monitor Input 1, 2, and 4. The voltage at these pins is digitized by the internal 13-bit analog-to-digital converter and can be read through the I ² C interface. Alarm and warning values can be assigned to interrupt the processor based on the ADC result.
21, 22	MON3N, MON3P	External Monitor Input 3. This is a differential input that is digitized by the internal 13-bit ADC and can be read through the I ² C interface. Alarm and warning values can be assigned to interrupt the processor based on the ADC result. When used as a single-ended input, connect MON3N to ground.
23	DAC1	8-Bit DAC Output. Driven either by I ² C interface or temperature-indexed LUT.
25	M4DAC	8-Bit DAC Output for Generating Analog Voltage. Can be controlled by a LUT indexed by the voltage applied to MON4.
26	FB	Converter Feedback. Input to error amplifier. The other input to the error amplifier is an 8-bit DAC. The DAC can be driven by a temperature-indexed LUT. The output of the error amplifier is the input of the comparator used to create the PWM signal.
27	BIAS	Bias-Current Output. This 13-bit current output generates the bias current reference for the MAX3643.
28	MOD	Modulation Output Voltage. This 8-bit voltage output has eight full-scale ranges from 1.25V to 0.3125V. This pin is connected to the MAX3643's VMSET input to control the modulation current.
29	COMP	Compensation for Error Amplifier in PWM Controller
30	BMD	Back Monitor Diode Input (Feedback Voltage, Transmit Power Monitor)
34	SW	PWM Output. This is typically the switching node of a PWM converter. In conjunction with FB, a boost converter, buck converter, or analog 8-bit output can be created.
	EP	Exposed Pad

Block Diagram



Typical Operating Circuit



Detailed Description

The DS1875 integrates the control and monitoring functionality required to implement a PON system using Maxim's MAX3643 compact burst-mode laser driver. The compact laser-driver solution offers a considerable cost benefit by integrating control and monitoring features in the low-power CMOS process, while leaving only the high-speed portions to the laser driver. Key components of the DS1875 are shown in the *Block Diagram* and described in subsequent sections. Table 1 contains a list of acronyms used in this data sheet.

Table 1. DS1875 Acronyms

ACRONYM	DEFINITION
10GEPON	10-Gigabit Ethernet PON
ADC	Analog-to-Digital Converter
AGC	Automatic Gain Control
APC	Automatic Power Control
APD	Avalanche Photodiode
BM	Burst Mode
BPON	Broadband PON
CATV	Cable Television
EPON	Ethernet PON
ER	Extinction Ratio
DAC	Digital-to-Analog Converter
FTTH	Fiber-to-the-Home
FTTX	Fiber-to-the-X
GEPON	Gigabit Ethernet PON
GPON	Gigabit PON
LOS	Loss of Signal
LUT	Lookup Table
TE	Tracking Error
TIA	Transimpedance Amplifier
ROSA	Receiver Optical Subassembly
RSSI	Receive Signal Strength Indicator
PON	Passive Optical Network
PWM	Pulse-Width Modulation
SFF	Small Form Factor
SFF-8472	Document Defining Register Map of SFPs and SFFs
SFP	Small Form Factor Pluggable
SFP+	Enhanced SFP
TOSA	Transmit Optical Subassembly

Bias Control

Bias current is controlled by an APC loop. The APC loop uses digital techniques to overcome the difficulties associated with controlling burst-mode systems.

Autodetect Bias Control

This is the default mode of operation. In autodetect bias control, transmit burst length is monitored. A "short burst" is declared when the burst is shorter than expected based on the sample rate setting in Table 02h, Register 88h. In the case that 32 consecutive short bursts are transmitted, the integrator is disabled and the BIAS DAC is loaded from the BIAS LUT (Table 08h). Any single burst of adequate burst length re-enables the APC integrator.

Open-Loop Bias Control

Open-loop control is configured by setting FBOL in Table 02h, Register C7h. In this mode, the BIAS LUT (Table 08h) is directly loaded to the BIAS DAC output. The BIAS LUT can be programmed in 2°C increments over the 40°C to +102°C range. It is left-shifted so that the LUT value is loaded to either the DAC MSB or the DAC MSB-1 (Bit BOLFS, Table 02h, Register 89h).

Closed-Loop Bias Control

The closed-loop control requires a burst length long enough to satisfy the sample rate settings in Table 02h, Register 88h (APC_SR[3:0]). Closed-loop control is configured by setting FBCL in Table 02h, Register C7h. In this mode, the APC integrator is enabled, which controls the BIAS DAC.

The APC loop begins by loading the value from the BIAS LUT (Table 08h) indexed by the present temperature conversion. The feedback for the APC loop is the monitor diode (BMD) current, which is converted to a voltage using an external resistor. The feedback voltage is compared to an 8-bit scaleable voltage reference, which determines the APC set point of the system. Scaling of the reference voltage accommodates the wide range in photodiode sensitivities. This allows the application to take full advantage of the APC reference's resolution.

The DS1875 has an LUT to allow the APC set point to change as a function of temperature to compensate for TE. The TE LUT (Table 05h) has 36 entries that determine the APC setting in 4°C windows between -40°C to +100°C. Ranging of the APC DAC is possible by programming a single byte in Table 02h, Register 8Dh.

DC Operation

When using autodetect mode or closed-loop mode, BEN should be equal to VCC or long burst. In open-loop mode, BEN should be ground or any burst length.

Modulation Control

The MOD output is an 8-bit scaleable voltage output that interfaces with the MAX3643's VMSET input. An external resistor to ground from the MAX3643's MODSET pin sets the maximum current that the voltage at the VMSET input can produce for a given output range. This resistor value should be chosen to produce the maximum modulation current the laser type requires over temperature. Then the MOD output's scaling is used to calibrate the full-scale (FS) modulation output to a particular laser's requirements. This allows the application to take full advantage of the MOD output's resolution. The modulation LUT can be programmed in 2°C increments over the -40°C to +102°C range. Ranging of the MOD DAC is possible by programming a single byte in Table 02h, Register 8Bh.

BIAS and MOD Output During Power-Up

On power-up the modulation and bias outputs remain off until V_{CC} is above V_{POA}, a temperature conversion has been completed, and, if the V_{CC} ADC alarm is enabled, a V_{CC} conversion above the customer-defined V_{CC} low alarm level must clear the V_{CC} low alarm ($t_{\rm INIT}$). Once all these conditions ($t_{\rm INIT}$) are satisfied, the MOD output is enabled with the value determined by the temperature conversion and the modulation LUT (Table 04h).

When the MOD output is enabled, the BIAS output is turned on to a value equal to the temperature-indexed value in the BIAS LUT (Table 08h). Next, the APC integrator is enabled, and single LSB steps are taken to tightly control the average power.

If a fault is detected and TX-D is toggled to re-enable the outputs, the DS1875 powers up following a similar sequence to an initial power-up. The only difference is that the DS1875 already determined the present temperature, so the $t_{\mbox{\scriptsize INIT}}$ time is not required for the DS1875 to recall the APC and MOD set points from EEPROM.




Figure 1. Power-Up Timing (BEN is a Long Burst)

BIAS and MOD Output as a Function of Transmit Disable (TX-D)

If the TX-D pin is asserted (logic 1) during normal operation, the outputs are disabled within topper. When TX-D is deasserted (logic 0), the DS1875 turns on the MOD output with the value associated with the present temperature and initializes the BIAS using the same search algorithm used at startup. When asserted, the SOFT TX-D bit (Lower Memory, Register 6Eh) offers a software control identical to the TX-D pin (see Figure 2).




Figure 2. TX-D Timina

APC and Quick-Trip Shared Comparator Timing

As shown in Figure 3, the DS1875's input comparator is shared between the APC control loop and the three quick-trip alarms (TXP HI, TXP LO, and BIAS HI). The comparator polls the alarms in a multiplexed sequence. Six of every eight comparator readings are used for APC loop-bias current control. The other two updates are used to check the HTXP/LTXP (monitor diode voltage) and the HBIAS (MON1) signals against the internal APC and BIAS reference. If the last APC comparison was higher than the APC set point, it makes an HTXP comparison, and if it is lower, it makes an LTXP comparison. Depending on the results of the comparison, the corresponding alarms and warnings (TXP HI, TXP LO) are asserted or deasserted.

The DS1875 has a programmable comparator sample time based on an internally generated clock to facilitate a wide variety of external filtering options suitable for burst-mode transmitters. The rising edge of BEN triggers the sample to occur, and the Update Rate register (Table 02h, Register 88h) determines the sampling time. The first sample occurs (tfirst) after the rising edge of BEN. The internal clock is asynchronous to BEN, causing a ±50ns uncertainty regarding when the first sample will occur following BEN. After the first sample occurs, subsequent samples occur on a regular interval, trep. Table 2 shows the sample rate options available.

Updates to the TXP HI and TXP LO quick-trip alarms do not occur during the BEN low time. The BIAS HI quick trip can be sampled during the burst-low time. Any

Table 2. Update Rate Timing

APC_SR[3:0]	MINIMUM TIME FROM BEN TO FIRST SAMPLE (tFIRST) ±50ns (ns)	REPEATED SAMPLE PERIOD FOLLOWING FIRST SAMPLE (tREP) (ns)
0000b	350	800
0001b	550	1200
0010b	750	1600
0011b	950	2000
0100b	1350	2800
0101b	1550	3200
0110b	1750	3600
0111b	2150	4400
1000b	2950	6000
1001b*	3150	6400

*All codes greater than 1001b (1010b to 1111b) use the maximum sample time of code 1001b.




Figure 3. APC Loop and Quick-Trip Sample Timing

quick-trip alarm that is detected by default remains active until a subsequent comparator sample shows the condition no longer exists. A second bias-current monitor (BIAS MAX) compares the DS1875's BIAS DAC's code to a digital value stored in the MAX BIAS register. This comparison is made at every bias-current update to ensure that a high bias current is quickly detected.

Monitors and Fault Detection

Monitors

Monitoring functions on the DS1875 include a power-on analog (POA) V_{CC} comparison, five quick-trip comparators, and ADC channels. This monitoring combined with the interrupt masks determine if the DS1875 shuts down its outputs and triggers the TX-F and FETG outputs. All the monitoring levels and interrupt masks are user programmable with the exception of POA, which trips at a fixed range and is nonmaskable for safety reasons.

Power-On Analog (POA)

POA holds the DS1875 in reset until V_{CC} is at a suitable level (V_{CC} > V_{POA}) for the part to accurately measure with its ADC and compare analog signals with its quick-trip monitors. Because V_{CC} cannot be measured by the ADC when V_{CC} is less than V_{POA}, POA also asserts the V_{CC} low alarm, which is cleared by a V_{CC} ADC conversion greater than the customer-programmable V_{CC} low ADC limit. This allows a programmable limit to ensure that the head room requirements of the transceiver are satisfied during slow power-up. The TX-F and FETG outputs do not latch until there is a conversion above the V_{CC} low limit. The POA alarm is nonmaskable. The TX-F and FETG outputs are asserted when V_{CC} is below V_{POA}. See the *Low-Voltage Operation* section for more information.

Five Quick-Trip Monitors and Alarms

Five quick-trip monitors are provided to detect potential laser safety issues. These monitor:

- 1) High Bias Current (HBIAS)
- 2) Low Transmit Power (LTXP)
- 3) High Transmit Power (HTXP)
- 4) Max Output Current (BIAS MAX)
- 5) MON3 Quick Trip (M3QT)

The high- and low-transmit power quick-trip registers (HTXP and LTXP) set the thresholds used to compare against the BMD voltage to determine if the transmit power is within specification. The HBIAS quick trip compares the MON1 input (generally from the MAX3643 bias monitor output) against its threshold setting to determine if the present bias current is above specifica-

tion. The BIAS MAX quick trip is a digital comparison that determines if the BIAS DAC indicates that the bias current is above specification. IBIAS is not allowed to exceed the value set in the MAX BIAS register. When the DS1875 detects that the bias is at the limit, it sets the BIAS MAX status bit and clamps the bias current at the MAX BIAS level. In the closed-loop mode, if the recalled value from the BIAS LUT is greater than MAX BIAS then, the update is not done and IBIAS reverts to the previous IBIAS value. The quick trips are routed to the TX-F and FETG outputs through interrupt masks to allow combinations of these alarms to be used to trigger these outputs. When FETG is triggered, the DS1875 also disables the MOD and BIAS outputs. See the *BIAS and MOD Output During Power-Up* section for details.

MON3 Quick Trip

One additional quick trip is used to protect the APD from overcurrent. MON3P is used to monitor the current through the APD. When MON3P exceeds a threshold set by the M3QT DAC register (Table 02h, Register C3h), the PWM is shut down by blocking SW pulses. The MON3 comparison is single-ended referenced to ground. In the case where MON3 is used differentially and not referenced to ground, this must be considered when setting the MON3 quick-trip threshold. Additionally, the D2 pin can be driven either high or low as determined by INV M3QT and MUX M3QT bits in Lower Memory, Register 79h. An external switch controlled by pin D2 may be used to clamp the converter's output when MON3 quick trip occurs. This external switch discharges the output voltage much faster than allowing the load to discharge the rail. The MON3 quick-trip alarm can be latched by enabling M3QT LEN in Table 02h, Register 89h. The latch is reset by setting M3QT RESET in Lower Memory, Register 78h. A soft quick trip is performed by setting SOFT M3QT in Lower Memory, Register 78h (see Figure 4).

ADC Monitors and Alarms

The ADC monitors six channels that measure temperature (internal temp sensor), VCC, and MON1–MON4 using an analog multiplexer to measure them round robin with a single ADC. Each channel has a customer-programmable full-scale range and offset value that is factory programmed to default value (see Table 3). Additionally, MON1–MON4 can right-shift results by up to 7 bits before the results are compared to alarm thresholds or read over the I²C bus. This allows customers with specified ADC ranges to calibrate the ADC full scale to a factor of 1/2ⁿ their specified range to measure small signals. The DS1875 can then right-shift the results by n bits to maintain the bit weight of their specification.




Figure 4. M3QT Timing




Figure 5. ADC Timing with EN5TO8B = 0




Figure 6. ADC Timing with EN5TO8B = 1

The ADC results (after right-shifting, if used) are compared to high and low alarm and warning thresholds after each conversion. The alarm values can be used to trigger the TX-F or FETG outputs. These ADC thresholds are user programmable through the I²C interface, as well as masking registers that can be used to prevent the alarms from triggering the TX-F and FETG outputs.

Table 3. ADC Default Monitor Ranges

SIGNAL	+FS SIGNAL	+FS HEX	-FS SIGNAL	-FS HEX
Temperature (°C)	127.996	7FFF	-128	8000
V _{CC} (V)	6.5528	FFF8	0	0000
MON1-MON8 (V)	2.4997	FFF8	0	0000

ADC Timing

There are 10 analog channels that are digitized in a sequential fashion. The MON5–MON8 channels are sampled depending on the state of the EN5TO8B bit in Table 02h, Register 89h. If the bit is programmed to logic 0, the ADC cycles through temperature, V_{CC}, and MON1–MON4 (Figure 5). If the bit is programmed to logic 1, all 10 channels are digitized, including channels MON5–MON8 (Figure 6). In this mode (EN5TO8B = 0), each of MON5–MON8 is sampled on alternate cycles, as shown in Figure 5. The total time required to convert one set of channels is the sequential ADC cycle time, tFRAME1 or tFRAME2 (see Figure 6).

20 ______/VIXI/M

Right-Shifting ADC Result

If the weighting of the ADC digital reading must conform to a predetermined full-scale value defined by a standard's specification, then right-shifting can be used to adjust the predetermined full-scale analog measurement range while maintaining the weighting of the ADC results. The DS1875's range is wide enough to cover all requirements; when the maximum input value is $\leq 1/2$ the FS value, right-shifting can be used to obtain greater accuracy. For instance, the maximum voltage might be 1/8th the specified predetermined full-scale value, so only 1/8th the converter's range is used. An alternative is to calibrate the ADC's full-scale range to 1/8th the readable predetermined full-scale value and use a right-shift value of 3. With this implementation, the resolution of the measurement is increased by a factor of 8, and because the result is digitally divided by 8 by right-shifting, the bit weight of the measurement still meets the standard's specification (i.e., SFF-8472).

The right-shift operation on the ADC result is carried out based on the contents of RIGHT SHIFT1/0 registers (Table 02h, Registers 8Eh–8Fh). Four analog channels, MON1–MON4, have 3 bits each allocated to set the number of right-shifts. Up to seven right-shift operations are allowed and are executed as a part of every conversion before the results are compared to the high and low alarm levels, or loaded into their corresponding measurement registers (Table 01h, Registers

62h-6Bh). This is true during the setup of internal calibration as well as during subsequent data conversions.

Transmit Fault (TX-F) Output

The TX-F output has masking registers for the ADC alarms and the QT alarms to select which comparisons cause it to assert. In addition, the FETG alarm is selectable through the TX-F mask to cause TX-F to assert. All alarms, with the exception of FETG, only cause TX-F to remain active while the alarm condition persists. However, the TX-F latch bit can enable the TX-F output to remain active until it is cleared by the TX-F reset bit, TX-D, SOFT TX-D, or by power cycling the part. If the FETG output is configured to trigger TX-F, it indicates that the DS1875 is in shutdown and requires TX-D, SOFT TX-D, or cycling power to reset. Only enabled alarms activate TX-F (see Figure 7). Table 4 shows TX-F as a function of TX-D and the alarm sources.

Table 4. TX-F as a Function of TX-D and Alarm Sources

VCC > VPOA	TX-D	NONMASKED TX-F ALARM	TX-F
No	X	X	1
Yes	0	0	0
Yes	0	1	1
Yes	1	Х	0




Figure 7. TX-F Timing




Figure 8. FETG/Output Disable Timing (Fault Condition Detected)

Safety Shutdown (FETG) Output

The FETG output has masking registers (separate from TX-F) for the ADC alarms and the QT alarms to select which comparisons cause it to assert. Unlike TX-F, the FETG output is always latched. Its output polarity is programmable to allow an external nMOS or pMOS to open during alarms to shut off the laser-diode current. If the FETG output triggers, indicating that the DS1875 is in shutdown, it requires TX-D, SOFT TX-D, or cycling power to be reset. Under all conditions, when the analog outputs are reinitialized after being disabled, all the alarms with the exception of the VCC low ADC alarm are cleared. The V_{CC} low alarm must remain active to prevent the output from attempting to operate when inadequate VCC exists to operate the laser driver. Once adequate VCC is present to clear the VCC low alarm, the outputs are enabled following the same sequence as the power-up sequence.

As previously mentioned, the FETG is an output used to disable the laser current through a series nMOS or pMOS. This requires that the FETG output can sink or source current. Because the DS1875 does not know if it should sink or source current before VCC exceeds VPOA, which triggers the EE recall, this output is high impedance when VCC is below VPOA (see the *Low-Voltage Operation* section for details and diagram). The application circuit should use a pullup or pulldown resistor on this pin that pulls FETG to the alarm/shutdown state (high for a pMOS, low for a nMOS). Once VCC is above VPOA, the DS1875 pulls the FETG output to the state determined by the FETG DIR bit (Table 02h,

Register 89h). Set FETG DIR to 0 if an nMOS is used and 1 if a pMOS is used.

Table 5. FETG, MOD, and BIAS Outputs as a Function of TX-D and Alarm Sources

V _{CC} > V _{POA}	TX-D	NONMASKED FETG ALARM	FETG	MOD AND BIAS OUTPUTS
Yes	0	0	FETG DIR	Enabled
Yes	0	1	FETG DIR	Disabled
Yes	1	Х	FETG DIR	Disabled

Determining Alarm Causes Using the I²C Interface

To determine the cause of the TX-F or FETG alarm, the system processor can read the DS1875's alarm trap bytes (ATB) through the I²C interface (Table 01h, Registers F8h–FBh). The ATB has a bit for each alarm. Any time an alarm occurs, regardless of the mask bit's state, the DS1875 sets the corresponding bit in the ATB. Active ATB bits remain set until written to 0s through the I²C interface. On power-up, the ATB is 0s until alarms dictate otherwise. FETG causes additional alarms that make it difficult to determine the root cause of the problem. Therefore, no updates are made to the ATB when FETG occurs.

22 ______ /VI/XI/M

Die Identification

The DS1875 has an ID hard-coded to its die. Two registers (Table 02h, Registers 86h–87h) are assigned for this feature. Byte 86h reads 75h to identify the part as the DS1875; byte 87h reads the die revision.

Low-Voltage Operation

The DS1875 contains two power-on reset (POR) levels. The lower level is a digital POR (VPOD) and the higher level is an analog POR (VPOA). At startup, before the supply voltage rises above VPOA, the outputs are disabled (FETG and BIAS outputs are high impedance. MOD is low), all SRAM locations are low (including shadowed EEPROM (SEE)), and all analog circuitry is disabled. When VCC reaches VPOA, the SEE is recalled, and the analog circuitry is enabled. While VCC remains above VPOA, the device is in its normal operating state, and it responds based on its nonvolatile configuration. If during operation V_{CC} falls below V_{POA} but is still above VPOD, the SRAM retains the SEE settings from the first SEE recall, but the device analog is shut down and the outputs are disabled. FETG is driven to its alarm state defined by the FETG DIR bit (Table 02h, Register 89h). If the supply voltage recovers back above VPOA, the device immediately resumes normal functioning. When the supply voltage falls below VPOD, the device SRAM is placed in its default state and another SEE recall is required to reload the nonvolatile settings. The EEPROM recall occurs the next time V_{CC} exceeds VPOA. Figure 9 shows the sequence of events as the voltage varies.

Any time V_{CC} is above V_{POD} , the I^2C interface can be used to determine if V_{CC} is below the V_{POA} level. This is accomplished by checking the RDYB bit in the status (Lower Memory, Register 6Eh) byte. RDYB is set when V_{CC} is below V_{POA} . When V_{CC} rises above V_{POA} , RDYB is timed (within 500µs) to go to 0, at which point the part is fully functional.

For all device addresses sourced from EEPROM (Table 02h, Register 8Ch), the default device address is A2h until VCC exceeds VPOA, allowing the device address to be recalled from the EEPROM.

Enhanced RSSI Monitoring (Dual Range Functionality)

The DS1875 offers a new feature to improve the accuracy and range of MON3, which is most commonly used for monitoring RSSI. This feature enables rightshifting (along with its gain and offset settings) when the input signal is below a set threshold (within the range that benefits using right-shifting) and then automatically disables right-shifting (recalling different gain and offset settings) when the input signal exceeds the threshold. Also, to prevent "chattering," hysteresis prevents excessive switching between modes in addition to ensuring that continuity is maintained. Dual range operation is enabled by default (factory programmed in EEPROM). However, it can easily be disabled through the RSSI_FF and RSSI_FC bits. When dual range operation is disabled, MON3 operates identically to the other MON channels, although featuring a differential input.




Figure 9. SEE Timing




Figure 10. RSSI Flowchart

Dual-range functionality consists of two modes of operation: fine mode and coarse mode. Each mode is calibrated for a unique transfer function, hence the term, dual range. Table 6 highlights the registers related to MON3. Fine mode is equivalent to the other MON channels. Fine mode is calibrated using the gain, offset, and right-shifting registers at locations shown in Table 6 and is ideal for relatively small analog input voltages. Coarse mode is automatically switched to when the input exceeds the threshold (to be discussed in a subsequent paragraph). Coarse mode is calibrated using different gain and offset registers, but lacks right-shifting (since coarse mode is only used on large input signals). The gain and offset registers for coarse mode are also shown in Table 6. With the use of right-shifting, the fine mode full scale is programmed to (1/2N)th the coarse mode full scale. The DS1875 will now autorange to choose the range that gives the best resolution for the measurement. To eliminate chatter, 6.25% of hysteresis is applied when the input resides at the boundary of the two ranges. See Figure 10. Additional information for each of the registers can be found in the Memory Map section.

Dual range operation is transparent to the end user. The results of MON3 analog-to-digital conversions are still stored/reported in the same memory locations (68–69h, Lower Memory) regardless of whether the conversion was performed in fine mode or coarse mode.

When the DS1875 is powered up, analog-to-digital conversions begin in a round-robin fashion. Every MON3 timeslice begins with a fine mode analog-to-digital conversion (using fine mode's gain, offset, and right-shifting settings). See the flowchart in Figure 10. Then, depending on whether the last MON3 timeslice resulted in a coarse-mode conversion and also depending on the value of the current fine conversion, decisions are made whether to use the current fine-mode conversion result or to make an additional conversion (within the same MON3 timeslice), using coarse mode (using coarse mode's gain and offset settings, and no right-shifting) and reporting the coarse-mode result. The flowchart also illustrates how hysteresis is implemented. The fine-mode conversion is compared to one of

Table 6. MON3 Configuration Registers

REGISTER	FINE MODE	COARSE MODE		
MON3 FINE SCALE	98h-99h, Table 02h	9Ch-9Dh, Table 02h		
MON3 FINE OFFSET	A8h-A9h, Table 02h	ACh-ADh, Table 02h		
RIGHT SHIFT0/1	8Eh-8Fh, Table 02h	_		
CONFIG (RSSI_FC, RSSI_FF bits)	89h, Table 02h			
MON3 VALUE	68h-69h, Lower Memory			

Table 7. MON3 Hysteresis Threshold Values

NO. OF RIGHT- SHIFTS	FINE MODE (MAX)	COARSE MODE (MIN*)
0	FFF8h	F000h
1	7FFCh	7800h
2	3FFEh	3C00h
3	1FFFh	1E00h
4	0FFFh	0F00h
5	07FFh	0780h
6	03FFh	03C0h
7	01FFh	01E0h

^{*}This is the minimum reported coarse-mode conversion.

two thresholds. The actual threshold values are a function of the number of right-shifts being used. Table 7 shows the threshold values for each possible number of right-shifts.

The RSSI_FF and RSSI_FC (Table 02h, Register 89h) bits are used to force fine-mode or coarse-mode conversions, or to disable the dual-range functionality. Dual-range functionality is enabled by default (both RSSI_FC and RSSI_FF are factory programmed to 0 in EEPROM). It can be disabled by setting RSSI_FC to 0

and RSSI_FF to 1. These bits are also useful when calibrating MON3. For additional information, see the *Memory Map* section.

PWM Controller

The DS1875 has a PWM controller that, when used with external components, generates a low-noise, high-voltage output to bias APDs in optical receivers. The achievable boost voltage is determined by the external component selection. Figure 12 shows a typical schematic. Selection of switching frequency, external inductor, capacitors, resistor network, switching FET, and switch diode determine the performance of the DC-DC converter. The PWM controller can be configured in boost or buck mode. Both modes require an external nMOS or npn transistor.

The DS1875 PWM controller consists of several sections used to create a PWM signal to drive a DC-DC converter. Figure 11 is a block diagram of the DS1875 PWM controller. Following is a description of each block in the PWM controller and some guidelines for selecting components for the DC-DC converter.

The PWM DAC is used to set the desired output voltage of the DC-DC converter section. The feedback from the DC-DC converter is compared to the output from the PWM DAC by an error amplifier. If the FB level is less




Figure 11. PWM Controller Diagram

than the PWM DAC level, the error amplifier increases the level on the COMP pin. The level on the COMP pin is compared to the signal from the oscillator and ramp generator to set the duty cycle that is input to the gate driver and maximum duty-cycle limiting block. An increase on the COMP pin increases the duty cycle. Conversely, if FB is greater than the PWM DAC, the level on COMP is decreased, decreasing the duty cycle. The gate driver and maximum duty-cycle block is used to limit the maximum duty cycle of the PWM controller to 90%. This block also disables the PWM driver if an M3QT has resulted from the APD current exceeding a desired limit.

The output from the PWM DAC is used to control the output voltage of the DC-DC converter. The values for the PWM DAC are recalled from the Table 07h, which is a temperature-indexed LUT. The temperature-indexed value from the LUT is written to the PWM DAC register (Table 02h, Register FEh), which updates the setting of the PWM DAC. The PWM DAC can also be operated in a manual mode by disabling the automatic updating from the LUT. This is done by clearing the PWM EN bit (Table 02h, Register 80h, Bit 5). The PWM DAC full-scale output is 1.25V with 8 bits of resolution. When designing the feedback for the DC-DC converter section, the user needs to make sure that the desired level applied to the FB pin is in this range.

The COMP pin is driven by the error amplifier comparing the PWM DAC to the DC-DC converter feedback signal at the FB pin. The error amplifier can sink and source 10µA. An external resistor and capacitor connected to the COMP pin determine the rate of change the COMP pin. The resistor provides an initial step when the current from the error amplifier changes. The capacitor determines how quickly the COMP pin charges to the desired level. The COMP pin has internal voltage clamps that limit the voltage level to a minimum of 0.8V and a maximum of 2.1V.

The oscillator and ramp generator create a ramped signal. The frequency of this signal can be 131.25kHz, 262.5kHz, 525kHz, or 1050kHz and is set by the PWM_FR[1:0] bits (Table 02h, Register 88h, Bits 5:4). The low level and high level for the ramped signal are approximately 1.0V and 1.9V, respectively.

The ramped signal is compared to the voltage level on the COMP pin to determine the duty cycle that is input to the gate driver and duty-cycle limiting block. When COMP is clamped low at 0.8V, below the level of the ramped signal, the comparator outputs a 0% duty-cycle signal to the gate driver block. When COMP is clamped at 2.1V, above the level of the ramped signal,

the comparator outputs a 100% duty-cycle signal to the gate driver and duty-cycle limiting block. The duty-cycle liming block is used to limit the duty cycle of the PWM signal from the SW pin to 90%.

The PWM controller is designed to protect expensive APDs against adverse operating conditions while providing optimal bias. The PWM controller monitors photodiode current to protect APDs under avalanche conditions using the MON3 quick trip. A voltage level that is proportional to the APD current can be input to the MON3 pin. When this voltage exceeds the level set by the M3QT DAC (Table 02h, Register C3h), pulses from the PWM controller are blocked until the fault is cleared. The quick trip can also toggle the digital output D2. D2 can be connected to an external FET to quickly discharge the DC-DC converter filter capacitors.

Inductor Selection

Optimum inductor selection depends on input voltage, output voltage, maximum output current, switching frequency, and inductor size. Inductors are typically specified by their inductance (L), peak current (IPK), and resistance (LR).

The inductance value is given by:

$$L = \frac{V_{IN}^2 \times D^2 \times T \times \eta}{2I_{OUT(MAX)} \times V_{OUT}}$$

Where:

V_{IN} = DC-DC converter input voltage

VOUT = Output of DC-DC converter

IOUT(MAX) = Maximum output current delivered

T = Time period of switching frequency (seconds)

D = Duty cycle

 η = Estimated power conversion efficiency

The equation for inductance factors in conversion efficiency. For inductor calculation purposes, an η of 0.5 to 0.75 is usually suitable.

For example, to obtain an output of 80V with a load current of 1.0mA from an input voltage of 5.0V using the maximum 90% duty cycle and frequency of 1050kHz (T = 952ns), and assuming an efficiency of 0.5, the previous equation yields an L of 120µH, so a 100µH inductor would be a suitable value.

The peak inductor current is given by:

$$I_{PK} = \frac{V_{IN} \times D \times T}{L}$$

Stability and Compensation Component Selection

The components connected to the COMP pin (R_{COMP} and C_{COMP}) introduce a pole and zero that are necessary for stable operation of the PWM controller (Figure 12).

The dominant pole, POLE1, is formed by the output impedance of the error amplifier (REA) and CCOMP. The zero formed by the components on COMP, ZERO1, is selected to cancel POLE2 formed by the output filter cap C3 and output load RLOAD. The additional pole, POLE3, formed by R1 and C3 should be at least a decade past the crossover frequency to not affect stability. The following formulas can be used to calculate the poles and zero for the application shown in Figure 12.

POLE1 (dominant pole) = $1/(2\pi \times REA \times CCOMP)$

ZERO1 (compensation zero) = $1/(2\pi \times R_{COMP} \times C_{COMP})$

POLE2 (output load pole) =

$$\frac{2 \times V_{OUT} - V_{IN}}{V_{OUT} - V_{IN}} \times \frac{1}{2\pi \times R_{LOAD} \times (C2 + C3)}$$

POLE3 (output filter pole) = $1/(2\pi \times R1 \times C3)$

The DC open-loop gain is given by:

$$AOL = G_M \times R_{EA} \times \frac{V_{FB}}{0.85} \times \frac{2 \times V_{IN}}{2 \times V_{OUT} - V_{IN}} \times \sqrt{\left(\frac{V_{OUT} - V_{IN}}{V_{OUT}} \times \frac{R_{LOAD} \times T}{2 \times L}\right)}$$

Where:

 $R_{EA} = 260M\Omega$

 $G_{M} = 425 \mu S$

RLOAD = Parallel combination of feedback network and load resistance

Vout = Output of DC-DC converter

V_{IN} = DC-DC converter input voltage

VFB = Feedback voltage at the FB pin

T = Time period of switching frequency (seconds)

L = Inductor value (henries)

DAC1 Output

The DAC1 output has a full-scale 2.5V range with 8 bits of resolution, and is programmed through the I²C interface. The DAC1 setting is nonvolatile and password-2 (PW2) protected.

M4DAC Output

The M4DAC output has a full-scale 2.5V range with 8 bits of resolution, and is controlled by an LUT indexed by the MON4 voltage. The M4DAC LUT (Table 06h) is nonvolatile and PW2 protected. See the *Memory Organization* section for details. The recalled value is either 16-bit or 32-bit depending on bits DBL_SB and UP LOWB in Table 02h. Register C7h.

Digital I/O Pins

Five digital I/O pins are provided for additional monitoring and control. By default the LOSI pin is used to convert a standard comparator output for loss of signal (LOSI) to an open-collector output. This means the mux shown on the block diagram by default selects the LOSI pin as the source for the D0 output transistor. The level of the D0 pin can be read in the STATUS byte (Lower Memory, Register 6Eh) as the LOS STATUS bit. The LOS STATUS bit reports back the logic level of the DO pin, so an external pullup resistor must be provided for this pin to output a high level. The LOSI signal can be inverted before driving the open-drain output transistor using the XOR gate provided. The MUX LOS allows the D0 pin to be used identically to the D1, D2, and D3 pins. However, the mux setting (stored in the EEPROM) does not take effect until VCC > VPOA, allowing the EEP-ROM to recall. This requires the LOSI pin to be grounded for D0 to act identical to the D1, D2, and D3 pins.

Digital pins D1, D2, and D3 can be used as inputs or outputs. External pullup resistors must be provided to realize high-logic levels. The DIN byte indicates the logic levels of these input pins (Lower Memory, Register 79h), and the open-drain outputs can be controlled using the DOUT byte (Lower Memory, Register 78h). When $V_{CC} < V_{POA}$, these outputs are high impedance. Once $V_{CC} \ge V_{POA}$, the outputs go to the power-on default state stored in the DPU byte (Table 02h, Register C0h). The EEPROM-determined default state of the pin can be modified with PW2 access. After the default state has been recalled, the SRAM registers controlling outputs can be modified without password access. This allows the outputs to be used to control serial interfaces without wearing out the default EEPROM setting.

D2 can be configured as the output of a quick-trip monitor for MON3. The main application is to quickly shut down the PWM converter and discharge the voltage created by the converter. This is shown in the typical application circuit.




Figure 12. PWM Controller Typical APD Bias Circuit




Figure 13. PWM Controller Voltage Output Configuration




Figure 14. PWM Controller Current-Sink Output Configuration




Figure 15. I²C Timing Diagram

I²C Communication I²C Definitions

The following terminology is commonly used to describe I^2C data transfers.

Master Device: The master device controls the slave devices on the bus. The master device generates SCL clock pulses and START and STOP conditions.

Slave Devices: Slave devices send and receive data at the master's request.

Bus Idle or Not Busy: Time between STOP and START conditions when both SDA and SCL are inactive and in their logic-high states.

START Condition: A START condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a START condition. See Figure 15 for applicable timing.

STOP Condition: A STOP condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a STOP condition. See Figure 15 for applicable timing.

Repeated START Condition: The master can use a repeated START condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one. Repeated START conditions are commonly used during read operations to identify a specific memory

address to begin a data transfer. A repeated START condition is issued identically to a normal START condition. See Figure 15 for applicable timing.

Bit Write: Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold-time requirements (Figure 15). Data is shifted into the device during the rising edge of the SCL.

Bit Read: At the end of a write operation, the master must release the SDA bus line for the proper amount of setup time before the next rising edge of SCL during a bit read (Figure 15). The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses including when it is reading bits from the slave.

Acknowledgement (ACK and NACK): An acknowledge-ment (ACK) or not acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a one during the 9th bit. Timing for the ACK and NACK is identical to all other bit writes (Figure 15). An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.

Byte Write: A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. The 8 bits transmitted by the master are done according to the bit write definition and the acknowledgement is read using the bit read definition.

Byte Read: A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminate communication so the slave returns control of SDA to the master.

Slave Address Byte: Each slave on the I²C bus responds to a slave addressing byte sent immediately following a START condition. The slave address byte contains the slave address in the most significant 7 bits and the $R\overline{W}$ bit in the least significant bit.

The DS1875 responds to two slave addresses. The auxiliary memory always responds to a fixed I²C slave address, A0h. The Lower Memory and tables 00h-08h respond to I2C slave addresses that can be configured to any value between 00h-FEh using the Device Address byte (Table 02h, Register 8Ch). The user also must set the ASEL bit (Table 02h, Register 89h) for this address to be active. By writing the correct slave address with $R/\overline{W} = 0$, the master indicates it will write data to the slave. If $R\overline{W} = 1$. the master reads data from the slave. If an incorrect slave address is written, the DS1875 assumes the master is communicating with another I2C device and ignores the communications until the next START condition is sent. If the main device's slave address is programmed to be A0h, access to the auxiliary memory is disabled.

Memory Address: During an I²C write operation to the DS1875, the master must transmit a memory address to identify the memory location where the slave is to store the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.

I²C Protocol

Writing a Single Byte to a Slave: The master must generate a START condition, write the slave address byte (R/W = 0), write the memory address, write the byte of data, and generate a STOP condition. The

master must read the slave's acknowledgement during all byte write operations.

Writing Multiple Bytes to a Slave: To write multiple bytes to a slave, the master generates a START condition, writes the slave address byte $(R/\overline{W} = 0)$, writes the memory address, writes up to 8 data bytes, and generates a STOP condition. The DS1875 writes 1 to 8 bytes (one page or row) with a single write transaction. This is internally controlled by an address counter that allows data to be written to consecutive addresses without transmitting a memory address before each data byte is sent. The address counter limits the write to one 8-byte page (one row of the memory map). Attempts to write to additional pages of memory without sending a STOP condition between pages result in the address counter wrapping around to the beginning of the present row.

Example: A 3-byte write starts at address 06h and writes three data bytes (11h, 22h, and 33h) to three "consecutive" addresses. The result is that addresses 06h and 07h contain 11h and 22h, respectively, and the third data byte, 33h, is written to address 00h.

To prevent address wrapping from occurring, the master must send a STOP condition at the end of the page, then wait for the bus-free or EEPROM write time to elapse. Then the master can generate a new START condition and write the slave address byte ($R/\overline{W}=0$) and the first memory address of the next memory row before continuing to write data.

Acknowledge Polling: Any time a EEPROM location is written, the DS1875 requires the EEPROM write time (tw) after the STOP condition to write the contents of the page to EEPROM. During the EEPROM write time, the device does not acknowledge its slave address because it is busy. It is possible to take advantage of that phenomenon by repeatedly addressing the DS1875, which allows the next page to be written as soon as the DS1875 is ready to receive the data. The alternative to acknowledge polling is to wait for a maximum period of tw to elapse before attempting to write again to the DS1875.

EEPROM Write Cycles: When EEPROM writes occur to the memory, the DS1875 writes the whole EEPROM memory page, even if only a single byte on the page was modified. Writes that do not modify all 8 bytes on the page are allowed and do not corrupt the remaining bytes of memory on the same page. Because the whole page is written, bytes that

were not modified during the transaction are still subject to a write cycle. This can result in a whole page being worn out over time by writing a single byte repeatedly. Writing a page one byte at a time wears the EEPROM out eight times faster than writing the entire page at once. The DS1875's EEPROM write cycles are specified in the *Nonvolatile Memory Characteristics* table. The specification shown is at the worst-case temperature. It can handle approximately 10 times that many writes at room temperature. Writing to SRAM-shadowed EEPROM memory with SEEB = 1 does not count as a EEPROM write cycle when evaluating the EEPROM's estimated lifetime.

Reading a Single Byte from a Slave: Unlike the write operation that uses the memory address byte to define where the data is to be written, the read operation occurs at the present value of the memory address counter. To read a single byte from the slave, the master generates a START condition, writes the slave address byte with $R/\overline{W}=1$, reads the data byte with a NACK to indicate the end of the transfer, and generates a STOP condition.

Manipulating the Address Counter for Reads: A dummy write cycle can be used to force the address pointer to a particular value. To do this, the master generates a START condition, writes the slave address byte $(R/\overline{W}=0)$, writes the memory address where it desires to read, generates a repeated START condition, writes the slave address byte $(R/\overline{W}=1)$, reads data with ACK or NACK as applicable, and generates a STOP condition.

_Memory Map

Memory Organization

The DS1875 features 10 separate memory tables that are internally organized into 8-byte rows.

The **Lower Memory** is addressed from 00h to 7Fh and contains alarm and warning thresholds, flags, masks, several control registers, password entry area (PWE), and the table select byte.

Table 00h contains conversion results for MON5 through MON8.

Table 01h primarily contains user EEPROM (with PW1 level access) as well as some alarm and warning status bytes.

Table 02h is a multifunction space that contains configuration registers, scaling and offset values, passwords, interrupt registers, as well as other miscellaneous control bytes.

Table 03h is strictly user EEPROM that is protected by a PW2-level password.

Table 04h contains a temperature-indexed LUT for control of the modulation voltage. The modulation LUT can be programmed in 2°C increments over the -40°C to +102°C range. Access to this register is protected by a PW2-level password.

Table 05h contains a temperature-indexed LUT that allows the APC set point to change as a function of temperature to compensate for Tracking Error (TE). The APC LUT has 36 entries that determine the APC setting in 4°C windows between -40°C to 100°C. Access to this register is protected by a PW2-level password.

Table 06h contains a MON4-indexed LUT for control of the M4DAC voltage. The MON4 LUT has 32 entries that are configurable to act as one 32-entry LUT of two 16-byte LUTs. When configured as one 32-byte LUT, each entry corresponds to an increment of 1/32 the full scale. When configured as two 16-byte LUTs, the first 16 bytes and the last 16 bytes each correspond to 1/16 full scale. Either of the two sections is selected with a separate configuration bit. Access to this register is protected by a PW2-level password.

Table 07h contains a temperature-indexed LUT for control of the PWM reference voltage (integration of FB input). The PWM LUT has 36 entries that determine the APC setting in 4°C windows between -40°C to +100°C. Access to this register is protected by a PW2-level password.

Table 08h contains a temperature-indexed LUT for control of the BIAS current. The BIAS LUT can be programmed in 2°C increments over the 40°C to +102°C range. Access to this register is protected by a PW2-level password.

Auxiliary Memory (Device A0h) contains 256 bytes of EE memory accessible from address 00h–FFh. It is selected with the device address of A0h.

See the *Register Descriptions* section for a more complete detail of each byte's function, as well as for read/write permissions for each byte.




Figure 16. Memory Map

Shadowed EEPROM

Many NV memory locations (listed within the *Register Descriptions* section) are actually shadowed EEPROM that are controlled by the SEEB bit in Table 02h, Byte 80h

The DS1875 incorporates shadowed-EEPROM memory locations for key memory addresses that can be written many times. By default the shadowed-EEPROM bit, SEEB, is not set and these locations act as ordinary EEPROM. By setting SEEB, these locations function like SRAM cells, which allow an infinite number of write

cycles without concern of wearing out the EEPROM. This also eliminates the requirement for the EEPROM write time, twn. Because changes made with SEEB disabled do not affect the EEPROM, these changes are not retained through power cycles. The power-on value is the last value written with SEEB enabled. This function can be used to limit the number of EEPROM writes during calibration or to change the monitor thresholds periodically during normal operation helping to reduce the number of times EEPROM is written. The *Memory Map* description indicates which locations are shadowed EEPROM.

Register Descriptions

Lower Memory Register Map

This register map shows each byte/word (2 bytes) in terms of the row it is on in the memory. The first byte in the row is located in memory at the row address (hexadecimal) in the leftmost column. Each subsequent byte on the row is one/two memory locations beyond the previous byte/word's address. A total of 8 bytes are present on each row. For more information about each of these bytes, see the corresponding register description.

				LOWER I	MEMORY					
ROW	ROW NAME	WO	RD 0	WOF	RD 1	WOI	RD 2	WOI	RD 3	
(HEX)	HOW NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F	
00	<1>THRESHOLD ₀	TEMP AL	_ARM HI	TEMP AL	ARM LO	TEMP W	/ARN HI	TEMP WARN LO		
08	<1>THRESHOLD ₁	V _{CC} AL	ARM HI	V _{CC} ALA	ARM LO	V _{CC} W	ARN HI	V _{CC} WA	ARN LO	
10	<1>THRESHOLD ₂	MON1 A	LARM HI	MON1 AL	ARM LO	MON1 V	VARN HI	MON1 W	/ARN LO	
18	<1>THRESHOLD3	MON2 A	LARM HI	MON2 AL	ARM LO	MON2 V	VARN HI	MON2 W	/ARN LO	
20	<1>THRESHOLD4	MON3 A	LARM HI	MON3 AL	ARM LO	MON3 WARN HI		MON3 W	/ARN LO	
28	<1>THRESHOLD ₅	MON4 ALARM HI		MON4 AL	ARM LO	MON4 V	VARN HI	MON4 W	/ARN LO	
30	<1>PW2 EE	EE EE		EE	EE	EE	EE	EE	EE	
38	<1>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE	
40	<1>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE	
48	<1>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE	
50	<1>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE	
58	<1>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE	
60	<2>ADC VALUES ₀	TEMP	VALUE	V _{CC} V	ALUE	MON1	VALUE	MON2	VALUE	
68	<0>ADC VALUES ₁	<2>MON	3 VALUE	<2>MON	4 VALUE	<2>RES	SERVED	<0>STATUS	<3>UPDATE	
70	<2>ALARM/ WARN	ALARM3	ALARM ₂	ALARM ₁	ALARM ₀	WARN ₃	WARN ₂	RESERVED	RESERVED	
78	<0>TABLE SELECT	<5>DOUT	<2>DIN	<6> RESERVED	<6>PW	E MSB	<6>PV	VE LSB	<5>TBL SEL	

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	AII	PW2	AII	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

____Table 00h Register Map

	TABLE 00h												
ROW	ROW	WOI	RD 0	WO	RD 1	woi	RD 2	WORD 3					
(HEX)	NAME	NAME BYTE 0/8 BYTE 1/9		BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F				
80		MON5 VALUE		MON6 VALUE		MON7 VALUE		MON8 VALUE					
88-FF	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY				

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	All	PW2	AII	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

____Table 01h Register Map

				TABLE	01h (PW1)				
ROW	ROW	WOI	RD 0	WO	RD 1	WOI	RD 2	woi	RD 3
(HEX)	NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F
80	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
88	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
90	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
98	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
A0	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
A8	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
В0	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
B8	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
C0	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
C8	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
D0	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
D8	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
E0	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
E8	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
F0	<7>PW1 EE	EE	EE	EE	EE	EE	EE	EE	EE
F8	<11>ALARM TRAP	ALARM3	ALARM ₂	ALARM ₁	ALARM ₀	WARN ₃	WARN ₂	RESERVED	RESERVED

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	AII	PW2	All	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

Table 02h Register Map

				TABLE	02h (PW2)					
ROW	ROW	WOI	RD 0	WOI	, ,	WOI	RD 2	WOI	RD 3	
(HEX)	NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C BYTE 5/D		BYTE 6/E	BYTE 7/F	
80	<0>CONFIG ₀	<8>MODE	<4>TINDEX	<4>MOD DAC	<4>APC DAC	<4>VINDEX	<4>M4DAC	<10>DEVICE ID	<10>DEVICE VER	
88	<8>CONFIG ₁	SAMPLE RATE	CONFIG	RESERVED	MOD RANGING	DEVICE ADDRESS	COMP RANGING	RSHIFT ₁	RSHIFT ₀	
90	<8>SCALE ₀	RESE	RVED	V _{CC} S	CALE	MON1	SCALE	MON2	SCALE	
98	<8>SCALE ₁	MON3 FIN	NE SCALE	MON4	SCALE	MON3 COA	RSE SCALE	RESERVED		
A0	<8>OFFSET ₀	RESERVED		V _{CC} O	FFSET	MON1	OFFSET	MON2 OFFSET		
A8	<8>OFFSET ₁	MON3 FINE OFFSET		MON4 (OFFSET	MON3 COA	RSE OFFSET		AL TEMP SET*	
В0	<9>PWD VALUE	PW1	MSW	PW1	LSW	PW2	MSW	PW2	LSW	
В8	<8>INTERRUPT	FETG ENABLE ₁	FETG ENABLE ₀	TX-F ENABLE ₁	TX-F ENABLE ₀	HTXP	LTXP	HBIAS	MAX BIAS	
C0	<8>CNTL OUT	DPU	RESERVED	RESERVED	M3QT DAC	DAC1	RESERVED	RESERVED	M4 LUT CNTL	
C8	<8>SCALE ₂	MON5	SCALE	MON6	SCALE	MON7	SCALE	MON8	SCALE	
D0	<8>OFFSET ₁	MON5	OFFSET	MON6 OFFSET		MON7	OFFSET	MON8	OFFSET	
D8-F7	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	
F8	<0>MAN BIAS	<4>MAN BIAS ₁	<4>MAN BIAS ₀	<4>MAN_ CNTL	<10>BIAS DAC ₁	<10>BIAS DAC ₀	BIAS OL	PWM DAC	RESERVED	

^{*}The final result must be XORed with BB40h before writing to this register.

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	AII	PW2	AII	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

___Table 03h Register Map

				TABLE	03h (PW2)				
ROW	ROW	WOI	RD 0	WOI	RD 1	WOI	RD 2	WOI	RD 3
(HEX)	NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F
80	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
88	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
90	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
98	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
A0	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
A8	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
B0	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
B8	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
C0	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
C8	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
D0	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
D8	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
E0	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
E8	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
F0	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE
F8	<8>PW2 EE	EE	EE	EE	EE	EE	EE	EE	EE

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	AII	PW2	AII	N/A	PW1	PW2	N/A	PW2	AII
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

____Table 04h Register Map

			T.	ABLE 04h (M	ODULATION	LUT)			
ROW	ROW	WOI	RD 0	WOI	RD 1	WO	RD 2	WOI	RD 3
(HEX)	NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F
80	<8>LUT4	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
88	<8>LUT4	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
90	<8>LUT4	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
98	<8>LUT4	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
A0	<8>LUT4	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
A8	<8>LUT4	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
В0	<8>LUT4	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
B8	<8>LUT4	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD
C0	<8>LUT4	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	AII	PW2	All	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

_____Table 05h Register Map

				TABLE 05h	(APC TE LU	Τ)				
ROW	ROW	WOI	RD 0	WOI	RD 1	WOI	RD 2	WO	WORD 3	
(HEX)	NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F	
80	<8>LUT5	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	
88	<8>LUT5	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	
90	<8>LUT5	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	
98	<8>LUT5	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	APC REF	
A0	<8>LUT5	APC REF	APC REF	APC REF	APC REF	RESERVED	RESERVED	RESERVED	RESERVED	

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	AII	PW2	AII	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	AII	AII	PW1	PW2	PW2	N/A	PW1

__Table 06h Register Map

				TABLE 06h	(M4DAC LUT	<u> </u>			
ROW	ROW	wor	RD 0	woi	RD 1	WOI	RD 2	WO	RD 3
(HEX)	NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F
80	<8>LUT6	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC
88	<8>LUT6	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC
90	<8>LUT6	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC
98	<8>LUT6	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC	M4DAC

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	AII	PW2	All	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	AII	All	PW1	PW2	PW2	N/A	PW1

_Table 07h Register Map

			TAB	LE 07h (PWN	REFERENC	E LUT)			
ROW	ROW	WOI	RD 0	WO	RD 1	WOI	RD 2	WOI	RD 3
(HEX)	NAME	BYTE 0/8 BYTE 1/9		BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F
80	<8>LUT7	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF
88	<8>LUT7	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF
90	<8>LUT7	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF
98	<8>LUT7	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF	PWM REF
A0	<8>LUT7	PWM REF	PWM REF	PWM REF	PWM REF	RESERVED	RESERVED	RESERVED	RESERVED

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	AII	PW2	AII	N/A	PW1	PW2	N/A	PW2	AII
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

____Table 08h Register Map

			TAE	BLE 08h (BIA	S OPEN-LOO	P LUT)			
ROW	ROW	WOI	RD 0	WOI	RD 1	WOI	RD 2	WO	RD 3
(HEX)	NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F
80	<8>LUT8	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL
88	<8>LUT8	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL
90	<8>LUT8	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL
98	<8>LUT8	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL
A0	<8>LUT8	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL
A8	<8>LUT8	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL
В0	<8>LUT8	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL
B8	<8>LUT8	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL
C0	<8>LUT8	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL	BIAS_OL

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	AII	AII	PW2	AII	N/A	PW1	PW2	N/A	PW2	AII
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

__Auxiliary A0h Memory Register Map

	AUXILIARY MEMORY (A0h)											
ROW	ROW	WOI	RD 0	woi	RD 1	woi	RD 2	WOI	RD 3			
(HEX)	NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F			
00	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
08	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
10	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
18	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
20	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
28	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
30	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
38	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
40	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
48	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
50	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
58	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
60	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
68	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
70	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
78	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
80	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
88	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
90	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
98	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
A0	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
A8	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
B0	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
B8	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
C0	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
C8	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
D0	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
D8	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
E0	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
E8	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
F0	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			
F8	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE			

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	AII	AII	PW2	All	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and DS1875 hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

Lower Memory Register Descriptions

Lower Memory, Register 00h to 01h: TEMP ALARM HI Lower Memory, Register 04h to 05h: TEMP WARN HI

FACTORY DEFAULT 7FFFh
READ ACCESS AII
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

00h, 04h 25 24 23 2^{2} 21 20 S 2-3 2-1 2-2 2-4 2-5 2-6 2-7 2-8 01h, 05h

BIT 7

Temperature measurement updates above this two's complement threshold set its corresponding alarm or warning bit. Temperature measurement updates equal to or below this threshold clear its alarm or warning bit.

Lower Memory, Register 02h to 03h: TEMP ALARM LO Lower Memory, Register 06h to 07h: TEMP WARN LO

FACTORY DEFAULT 8000h
READ ACCESS All
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

02h, 06h 26 25 23 2^{2} 20 S 24 21 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 03h, 07h

BIT 7

Temperature measurement updates below this two's complement threshold set its corresponding alarm or warning bit. Temperature measurement updates equal to or above this threshold clear its alarm or warning bit.

Lower Memory, Register 08h to 09h: V_{CC} ALARM HI Lower Memory, Register 0Ch to 0Dh: V_{CC} WARN HI Lower Memory, Register 10h to 11h: MON1 ALARM HI Lower Memory, Register 14h to 15h: MON1 WARN HI Lower Memory, Register 18h to 19h: MON2 ALARM HI Lower Memory, Register 1Ch to 1Dh: MON2 WARN HI Lower Memory, Register 20h to 21h: MON3 ALARM HI Lower Memory, Register 24h to 25h: MON3 WARN HI Lower Memory, Register 28h to 29h: MON4 ALARM HI Lower Memory, Register 2Ch to 2Dh: MON4 WARN HI

FACTORY DEFAULT FFFFh
READ ACCESS AII
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

08h, 0Ch, 10h, 14h, 18h, 1Ch, 20h, 24h, 28h, 2Ch	215	2 ¹⁴	213	212	211	210	2 ⁹	2 ⁸
09h, 0Dh, 11h, 15h, 19h, 1Dh, 21h, 25h, 29h, 2Dh	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	20

BIT 7

Voltage measurement updates above this unsigned threshold set its corresponding alarm or warning bit. Voltage measurements equal to or below this threshold clear its alarm or warning bit.

Lower Memory, Register 0Ah to 0Bh: V_{CC} ALARM LO Lower Memory, Register 0Eh to 0Fh: V_{CC} WARN LO Lower Memory, Register 12h to 13h: MON1 ALARM LO Lower Memory, Register 16h to 17h: MON1 WARN LO Lower Memory, Register 1Ah to 1Bh: MON2 ALARM LO Lower Memory, Register 1Eh to 1Fh: MON2 WARN LO Lower Memory, Register 22h to 23h: MON3 ALARM LO Lower Memory, Register 26h to 27h: MON3 WARN LO Lower Memory, Register 2Ah to 2Bh: MON4 ALARM LO Lower Memory, Register 2Eh to 2Fh: MON4 WARN LO

FACTORY DEFAULT 0000h
READ ACCESS AII
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

0Ah, 0Eh, 12h, 16h, 1Ah, 1Eh, 22h, 26h, 2Ah, 2Eh	215	2 ¹⁴	213	212	211	210	2 ⁹	2 ⁸
0Bh, 0Fh, 13h, 17h, 1Bh, 1Fh, 23h, 27h, 2Bh, 2Fh	27	26	2 ⁵	2 ⁴	2 ³	2 ²	21	20

BIT 7

Voltage measurement updates below this unsigned threshold set its corresponding alarm or warning bit. Voltage measurements equal to or above this threshold clear its alarm or warning bit.

Lower Memory, Register 30h to 5Fh: PW2 EE

FACTORY DEFAULT 00h
READ ACCESS AII
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (EE)

PW2 level access-controlled EEPROM.

Lower Memory, Register 60h to 61h: TEMP VALUE

FACTORY DEFAULT 0000h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

60h	S	26	25	24	23	22	21	20
61h	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8

BIT 7

Signed two's complement direct-to-temperature measurement.

Lower Memory, Register 62h to 63h: V_{CC} VALUE Lower Memory, Register 64h to 65h: MON1 VALUE Lower Memory, Register 66h to 67h: MON2 VALUE Lower Memory, Register 68h to 69h: MON3 VALUE Lower Memory, Register 6Ah to 6Bh: MON4 VALUE

POWER-ON VALUE 0000h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

62h, 64h, 66h, 68h, 6Ah	2 ¹⁵	214	213	212	211	210	2 ⁹	28
63h, 65h, 67h, 69h, 6Bh	2 ⁷	26	2 ⁵	2 ⁴	2 ³	2 ²	21	20

BIT 7

Left-justified unsigned voltage measurement.

Lower Memory, Register 6Ch to 6D: RESERVED

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS N/A

MEMORY TYPE

6Ch, 6Dh	0	0	0	0	0	0	0	0
	BIT 7							RIT 0

These registers are reserved. The value when read is 00h.

Lower Memory, Register 6Eh: STATUS

POWER-ON VALUE X000 0XXXb

READ ACCESS All

WRITE ACCESS See below MEMORY TYPE Volatile

Write Access

	N/A	AII	N/A	All	AII	N/A	N/A	N/A
6Eh	FETG	SOFT	RESERVED	TX-F	SOFT	TX-F	LOS	RDYB
	STATUS	FETG		RESET	TX-D	STATUS	STATUS	

BIT 7

BIT 7	FETG STATUS: Reflects the active state of FETG. The FETG DIR bit in Table 02h, Register 89h defines the polarity of FETG. 0 = Normal operation. Bias and modulation outputs are enabled. 1 = The FETG output is active. Bias and modulation outputs are disabled.
BIT 6	SOFT FETG: 0 = (Default) 1 = Forces the bias and modulation outputs to their off state and assert the FETG output.
BIT 5	RESERVED (Default = 0)
BIT 4	TX-F RESET: 0 = (Default) 1 = Resets the latch for the TX-F output. This bit is self-clearing after resetting TX-F.
BIT 3	SOFT TX-D: This bit allows a software control that is identical to the TX-D pin. See the BIAS and MOD Output as a Function of Transmit Disable (TX-D) section for further information. Its value is wired-ORed with the logic value of the TX-D pin. 0 = Internal TX-D signal is equal to the external TX-D pin. 1 = Internal TX-D signal is high.
BIT 2	TX-F STATUS: Reflects the active state of the TX-F pin. 0 = TX-F pin is not active. 1 = TX-F pin is active.
BIT 1	LOS STATUS: Loss of Signal. Reflects the logic level of the LOSI input pin. 0 = LOSI is logic-low. 1 = LOSI is logic-high.
BIT 0	RDBY: Ready Bar. 0 = V _{CC} is above POA. 1 = V _{CC} is below POA and/or too low to communicate over the I ² C bus.

Lower Memory, Register 6Fh: UPDATE

POWER-ON VALUE 00h
READ ACCESS AII

WRITE ACCESS All + DS1875 Hardware

MEMORY TYPE Volatile

6Fh TEMP RDY VCC RDY MON1 RDY MON2 RDY MON3 RDY MON4 RDY MON5/7 RDY MON6/8 RDY
BIT 7
BIT 0

Update of completed conversions. At power-on, these bits are cleared and are set as each conversion is completed. These bits can be cleared so that a completion of a new conversion is verified.

Lower Memory, Register 70h: ALARM3

POWER-ON VALUE 10h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

70h	TEMP HI	TEMP LO	VCC HI	VCC LO	MON1 HI	MON1 LO	MON2 HI	MON2 LO	
-	BIT 7							BIT 0	

BIT 7	TEMP HI: High alarm status for temperature measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 6	TEMP LO: Low alarm status for temperature measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.
BIT 5	VCC HI: High alarm status for V _{CC} measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 4	VCC LO: Low alarm status for V _{CC} measurement. This bit is set when the V _{CC} supply is below the POA trip point value. It clears itself when a V _{CC} measurement is completed and the value is above the low threshold. 0 = Last measurement was equal to or above threshold setting. 1 = (Default) Last measurement was below threshold setting.
BIT 3	MON1 HI: High alarm status for MON1 measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 2	MON1 LO: Low alarm status for MON1 measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.
BIT 1	MON2 HI: High alarm status for MON2 measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 0	MON2 LO: Low alarm status for MON2 measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.

Lower Memory, Register 71h: ALARM₂

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

71h	MON3 HI	MON3 LO	MON4 HI	MON4 LO	RESERVED	RESERVED	RESERVED	RESERVED
	BIT 7							BIT 0

BIT 7	MON3 HI: High alarm status for MON3 measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 6	MON3 LO: Low alarm status for MON3 measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.
BIT 5	MON4 HI: High alarm status for MON4 measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 4	MON4 LO: Low alarm status for MON4 measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.
BITS 3:0	RESERVED

Lower Memory, Register 72h: ALARM₁

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

72h	RESERVED	RESERVED	RESERVED	RESERVED	BIAS HI	RESERVED	TXP HI	TXP LO	
	BIT 7							BIT 0	

BITS 7:4	RESERVED
BIT 3	BIAS HI: High alarm status bias; fast comparison. 0 = (Default) Last comparison was below threshold setting. 1 = Last comparison was above threshold setting.
BIT 2	RESERVED
BIT 1	TXP HI: High alarm status TXP; fast comparison. 0 = (Default) Last comparison was below threshold setting. 1 = Last comparison was above threshold setting.
BIT 0	TXP LO: Low alarm status TXP; fast comparison. 0 = (Default) Last comparison was above threshold setting. 1 = Last comparison was below threshold setting.

Lower Memory, Register 73h: ALARMo

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

73h	M3QT HI	RESERVED	RESERVED	RESERVED	BIAS MAX	RESERVED	RESERVED	RESERVED
	BIT 7							BIT 0

BIT 7	M3QT HI: High alarm status for MON3; fast comparison. 0 = (Default) Last comparison was below threshold setting. 1 = Last comparison was above threshold setting.
BITS 6:4	RESERVED
BIT 3	BIAS MAX: Alarm status for maximum digital setting of BIAS. 0 = (Default) The value for BIAS is equal to or below the MAX BIAS register. 1 = Requested value for BIAS is greater than the MAX BIAS register.
BITS 2:0	RESERVED



Lower Memory, Register 74h: WARN₃

POWER-ON VALUE 10h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

74h	TEMP HI	TEMP LO	VCC HI	VCC LO	MON1 HI	MON1 LO	MON2 HI	MON2 LO
	BIT 7							BIT 0

BIT 7	TEMP HI: High warning status for temperature measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 6	TEMP LO: Low warning status for temperature measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.
BIT 5	VCC HI: High warning status for V _{CC} measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 4	VCC LO: Low warning status for V _{CC} measurement. This bit is set when the V _{CC} supply is below the POA trip point value. It clears itself when a V _{CC} measurement is completed and the value is above the low threshold. 0 = Last measurement was equal to or above threshold setting. 1 = (Default) Last measurement was below threshold setting.
BIT 3	MON1 HI: High warning status for MON1 measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 2	MON1 LO: Low warning status for MON1 measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.
BIT 1	MON2 HI: High warning status for MON2 measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 0	MON2 LO: Low warning status for MON2 measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.

Lower Memory, Register 75h: WARN₂

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

75h	MON3 HI	MON3 LO	MON4 HI	MON4 LO	RESERVED	RESERVED	RESERVED	RESERVED
	BIT 7							BIT 0

BITS 3:0	RESERVED
BIT 4	MON4 LO: Low warning status for MON4 measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.
BIT 5	MON4 HI: High warning status for MON4 measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.
BIT 6	MON3 LO: Low warning status for MON3 measurement. 0 = (Default) Last measurement was equal to or above threshold setting. 1 = Last measurement was below threshold setting.
BIT 7	MON3 HI: High warning status for MON3 measurement. 0 = (Default) Last measurement was equal to or below threshold setting. 1 = Last measurement was above threshold setting.

Lower Memory Register 76h to 77h: RESERVED MEMORY

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE

These registers are reserved. The value when read is 00h.

Lower Memory, Register 78h: DOUT

POWER-ON VALUE Recalled from Table 02h, Register C0h

READ ACCESS WRITE ACCESS ΑII MEMORY TYPE Volatile

78h	M3QT RESET	SOFT M3QT	RESERVED	RESERVED	D3 OUT	D2 OUT	D1 OUT	D0 OUT	
	BIT 7							BIT 0	

M3QT RESET: Resets the latch for M3QT. The PWM does not begin normal operation until the MON3 voltage is below M3QT, regardless of resetting the latch. BIT 7 0 = (default)1 = M3QT alarm is reset. SOFT M3QT: Software control for setting the M3QT alarm. The PWM output pulse SW is disabled. BIT 6 0 = (Default) Internal signal is controlled by trip point comparison. 1 = M3QT alarm is set to 1. BITS 5:4 **RESERVED** D3 OUT: Controls the output of the open-drain pin D3. BIT 3 0 = Output is held low. 1 = Output is high impedance. D2 OUT: Controls the output of the open-drain pin D2. BIT 2 0 = Output is held low. 1 = Output is high impedance. D1 OUT: Controls the output of the open-drain pin D1. BIT 1 0 = Output is held low. 1 = Output is high impedance. **D0 OUT:** Controls the output of the open-drain pin D0. BIT 0 0 = Output is held low.1 = Output is high impedance.

At power-on, these bits are defined by the value stored in the DPU byte (Table 02h, Register C0h). These bits define the value of the logic states of their corresponding output pins.

Lower Memory, Register 79h: DIN

POWER-ON VALUE See description

READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

79h	INV M3QT	MUX M3QT	INV LOS	MUX LOS	D3 IN	D2 IN	D1 IN	D0 IN
	BIT 7							RIT 0

BIT 7	INV M3QT: Status of inversion of M3QT (internal signal) to D2 pin. MUX M3QT bit must be set to 1 or this bit does not affect the output. The value is controlled (or set) by the DPU byte. 1 = M3QT buffered to D2 is inverted.
BIT 6	MUX M3QT: Determines control of D2 pin. The value is controlled (or set) by the DPU byte. 0 = Logic value of D2 is controlled by DOUT byte. 1 = Logic value of D2 is controlled by M3QT (internal signal) and INV M3QT bit.
BIT 5	INV LOS: Status of inversion of LOSI pin to D0 pin. MUX LOS bit must be set to 1 or this bit does not effect the output. The value is controlled (or set) by the DPU byte. 1 = LOSI buffered D0 is inverted.
BIT 4	MUX LOS: Determines control of D0 pin. The value is controlled (or set) by the DPU byte. 0 = Logic value of D0 is controlled by DOUT byte. 1 = Logic value of D0 is controlled by LOSI pin and INV LOS bit.
BIT 3	D3 IN: Reflects the logic value of D3 pin.
BIT 2	D2 IN: Reflects the logic value of D2 pin.
BIT 1	D1 IN: Reflects the logic value of D1 pin.
BIT 0	D0 IN: Reflects the logic value of D0 pin.

Lower Memory, Register 7Ah: RESERVED

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE N/A

This register is reserved. The value when read is 00h.



Lower Memory, Register 7Bh to 7Eh: Password Entry (PWE)

POWER-ON VALUE FFFF FFFFh

READ ACCESS N/A
WRITE ACCESS AII
MEMORY TYPE Volatile

7Bh	231	230	2 ²⁹	228	227	226	2 ²⁵	224
7Ch	223	222	221	220	2 ¹⁹	2 ¹⁸	217	216
7Dh	2 ¹⁵	214	213	2 ¹²	211	210	2 ⁹	28
7Eh	27	26	2 ⁵	24	23	2 ²	21	20

BIT 7

There are two passwords for the DS1875. Each password is 4 bytes long. The lower level password (PW1) has all the access of a normal user plus those made available with PW1. The higher level password (PW2) has all the access of PW1 plus those made available with PW2. The values of the passwords reside in EEPROM inside PW2 memory. At power-up, all PWE bits are set to 1. All reads at this location are 0.

Lower Memory, Register 7Fh: Table Select (TBL SEL)

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS AII
MEMORY TYPE Volatile

7Fh	27	26	25	2 ⁴	23	22	21	20
	BIT 7							BIT 0

The upper memory tables (Table 00h to 08h) of the DS1875 are accessible by writing the desired table value in this register.

DS1875

PON Triplexer and SFP Controller

Table 00h Register Descriptions

Table 00h, Register 80h to 81h: MON5 VALUE Table 00h, Register 82h to 83h: MON6 VALUE Table 00h, Register 84h to 85h: MON7 VALUE Table 00h, Register 86h to 87h: MON8 VALUE

POWER-ON VALUE 0000h
READ ACCESS AII
WRITE ACCESS N/A
MEMORY TYPE Volatile

80h, 82h, 214 215 213 212 211 210 29 28 84h, 86h 81h, 83h, 23 27 25 20 26 24 2^{2} 21 85h, 87h

BIT 7

Left-justified unsigned voltage measurement.

Table 01h Register Descriptions

Table 01h, Register 80h to F7h: PW1 EEPROM

POWER-ON VALUE 00h
READ ACCESS PW1
WRITE ACCESS PW1

MEMORY TYPE Nonvolatile (EE)

EEPROM for PW1-level access.

MIXIM

Table 01h, Register F8h: ALARM3

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS PW1
MEMORY TYPE Volatile

F8h	TEMP HI	TEMP LO	VCC HI	VCC LO	MON1 HI	MON1 LO	MON2 HI	MON2 LO
	BIT 7							BIT 0

Layout is identical to ALARM3 in Lower Memory, Register 70h with two exceptions.

- 1. VCC LO alarm is not set at power-on.
- 2. These bits are latched. They are cleared by power-down or a write with PW1 access.

Table 01h, Register F9h: ALARM2

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS PW1
MEMORY TYPE Volatile

F9h	MON3 HI	MON3 LO	MON4 HI	MON4 LO	RESERVED	RESERVED	RESERVED	RESERVED
	BIT 7							BIT 0

Layout is identical to ALARM2 in Lower Memory, Register 71h with one exception.

1. These bits are latched. They are cleared by power-down or a write with PW1 access.

Table 01h, Register FAh: ALARM₁

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS PW1
MEMORY TYPE Volatile

FAh	RESERVED	RESERVED	RESERVED	RESERVED	BIAS HI	RESERVED	TXP HI	TXP LO	
	BIT 7							BIT 0	

Layout is identical to ALARM₁ in Lower Memory, Register 72h with one exception.

1. These bits are latched. They are cleared by power-down or a write with PW1 access.

Table 01h, Register FBh: ALARMo

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS PW1
MEMORY TYPE Volatile

FBh	M3QT HI	RESERVED	RESERVED	RESERVED	BIAS MAX	RESERVED	RESERVED	RESERVED
	BIT 7							BIT 0

Layout is identical to ALARMo in Lower Memory, Register 73h with one exception.

1. These bits are latched. They are cleared by power-down or a write with PW1 access

Table 01h, Register FCh: WARN₃

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS PW1
MEMORY TYPE Volatile

FCh	TEMP HI	TEMP LO	VCC HI	VCC LO	MON1 HI	MON1 LO	MON2 HI	MON2 LO
								5.7.

BIT 7

Layout is identical to WARN3 in Lower Memory, Register 74h with two exceptions.

- 1. VCC LO warning is not set at power-on.
- 2. These bits are latched. They are cleared by power-down or a write with PW1 access.

/N/XI/N ______ 59

Table 01h, Register FDh: WARN2

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS PW1
MEMORY TYPE Volatile

FDh	MON3 HI	MON3 LO	MON4 HI	MON4 LO	RESERVED	RESERVED	RESERVED	RESERVED
	BIT 7	•	•		•	•		BIT 0

Layout is identical to WARN2 in Lower Memory, Register 75h with one exception.

Table 01h, Register FEh to FFh: RESERVED

POWER-ON VALUE 00h
READ ACCESS AII
WRITE ACCESS PW1
MEMORY TYPE Volatile

These registers are reserved.

^{1.} These bits are latched. They are cleared by power-down or a write with PW1 access.

Table 02h Register Descriptions

Table 02h, Register 80h: MODE

POWER-ON VALUE 3Fh
READ ACCESS PW2
WRITE ACCESS PW2
MEMORY TYPE Volatile

80h	SEEB	RESERVED	PWM EN	M4DAC EN	AEN	MOD EN	APC EN	BIAS EN	
	BIT 7							BIT 0	

BIT 7	SEEB: 0 = (Default) Enables EEPROM writes to SEE bytes. 1 = Disables EEPROM writes to SEE bytes during configuration, so that the configuration of the part is not delayed by the EE cycle time. Once the values are known, write this bit to a 0 and write the SEE locations again for data to be written to the EEPROM.
BIT 6	RESERVED
BIT 5	PWM EN: 0 = PWM DAC is writable by the user and the LUT recalls are disabled. This allows users to interactively test their modules by writing the DAC value for the PWM DAC. The output is updated with the new value at the end of the write cycle. The I ² C STOP condition is the end of the write cycle. 1 = (Default) Enables auto control of the LUT for PWM DAC.
BIT 4	M4DAC EN: 0 = M4DAC is writable by the user and the LUT recalls are disabled. This allows users to interactively test their modules by writing the DAC value for M4DAC. The output is updated with the new value at the end of the write cycle. The I ² C STOP condition is the end of the write cycle. 1 = (Default) Enables auto control of the LUT for M4DAC.
BIT 3	AEN: 0 = The temperature-calculated index value TINDEX is writable by users and the updates of calculated indexes are disabled. This allows users to interactively test their modules by controlling the indexing for the LUTs. The recalled values from the LUTs appear in the DAC registers after the next completion of a temperature conversion.
BIT 2	MOD EN: 0 = MOD DAC is writable by the user and the LUT recalls are disabled. This allows users to interactively test their modules by writing the DAC value for modulation. The output is updated with the new value at the end of the write cycle. The I ² C STOP condition is the end of the write cycle. 1 = (Default) Enables auto control of the LUT for modulation.
BIT 1	APC EN: 0 = APC DAC is writable by the user and the LUT recalls are disabled. This allows users to interactively test their modules by writing the DAC value for APC reference. The output is updated with the new value at the end of the write cycle. The I ² C STOP condition is the end of the write cycle. 1 = (Default) Enables auto control of the LUT for APC reference.
BIT 0	BIAS EN: 0 = BIAS DAC is controlled by the user and the APC is in manual mode. The BIAS DAC value is written to the MAN BIAS register. All values that are written to MAN BIAS and are greater than the MAX BIAS register setting are not updated and set the BIAS MAX alarm bit. The BIAS DAC register continues to reflect the value of the BIAS DAC. This allows users to interactively test their modules by writing the DAC value for bias. The output is updated with the new value at the end of the write cycle to the MAN BIAS register. The I ² C STOP condition is the end of the write cycle. 1 = (Default) Enables auto control for the APC feedback.

Table 02h, Register 81h: Temperature Index (TINDEX)

FACTORY DEFAULT 00h

READ ACCESS PW2

WRITE ACCESS PW2 and AEN = 0

MEMORY TYPE Volatile

81h	27	26	2 ⁵	2 ⁴	23	2 ²	2 ¹	20
	BIT 7							BIT 0

Holds the calculated index based on the temperature measurement. This index is used for the address during lookup of Tables 04h, 05h, 07h, and 08h. Temperature measurements below -40°C or above +102°C are clamped to 00h and C7h, respectively. The calculation of TINDEX is as follows:

$$TINDEX = \frac{Temp_Value + 40^{\circ}C}{2^{\circ}C} + 80h$$

For the temperature-indexed LUTs, the index used during the lookup function for each table is as follows:

Table 04h (MOD)	1	TINDEX ₆	TINDEX ₅	TINDEX ₄	TINDEX3	TINDEX ₂	TINDEX ₁	TINDEX ₀
Table 05h (APC)	1	0	TINDEX ₆	TINDEX ₅	TINDEX ₄	TINDEX3	TINDEX ₂	TINDEX ₁
Table 07h (PWM)	1	0	TINDEX ₆	TINDEX ₅	TINDEX ₄	TINDEX3	TINDEX ₂	TINDEX ₁
Table 08h (BIAS)	1	TINDEX ₆	TINDEX ₅	TINDEX ₄	TINDEX3	TINDEX ₂	TINDEX ₁	TINDEX ₀

Table 02h, Register 82h: MOD DAC

FACTORY DEFAULT 00h
READ ACCESS PW2

WRITE ACCESS PW2 and MOD EN = 0

MEMORY TYPE Volatile

82h 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
BIT 7

The digital value used for MOD and recalled from Table 04h at the adjusted memory address found in TINDEX. This register is updated at the end of the temperature conversion.

$$V_{MOD} = \frac{Full Scale}{255} \times MOD DAC$$

Table 02h, Register 83h: APC DAC

FACTORY DEFAULT 00h
READ ACCESS PW2

WRITE ACCESS PW2 and APC EN = 0

MEMORY TYPE Volatile

83h	2 ⁷	26	2 ⁵	2 ⁴	23	2 ²	21	20
	RIT 7							BIT 0

The digital value used for APC reference and recalled from Table 05h at the adjusted memory address found in TINDEX. This register is updated at the end of the temperature conversion.

$$V_{BMD} = \frac{Full\ Scale}{255} \times APC\ DAC$$

Table 02h, Register 84h: Voltage Index (VINDEX)

FACTORY DEFAULT 00h
READ ACCESS PW2

WRITE ACCESS PW2 and AEN = 0

MEMORY TYPE Volatile

84h	2 ⁷	26	2 ⁵	24	23	22	2 ¹	20
	BIT 7							BIT 0

Holds the calculated index based on the MON4 voltage measurement. This index is used for the address during lookup of Table 06h. M4DAC LUT is 32 bytes from address 80h to 9Fh. The calculation of VINDEX is as follows:

$$VINDEX = \frac{MON4}{800h} + 80h$$

When configured as a single LUT, all 32 bytes are used for lookup.

When configured as a double LUT, the first 16 bytes (80h to 8Fh) form the lower LUT and the last 16 bytes (90h to 9Fh) form the upper LUT.

For the three different modes, the index used during the lookup function of Table 06h is as follows:

Single	1	0	0	VINDEX ₄	VINDEX3	VINDEX ₂	VINDEX ₁	VINDEX ₀
Double/Lower	1	0	0	0	VINDEX ₄	VINDEX3	VINDEX2	VINDEX ₁
Double/Upper	1	0	0	1	VINDEX4	VINDEX3	VINDEX2	VINDEX ₁

Table 02h, Register 85h: M4DAC

FACTORY DEFAULT 00h
READ ACCESS PW2

WRITE ACCESS PW2 and M4DAC EN = 0

MEMORY TYPE Volatile


									7
85h	2 ⁷	26	2 ⁵	2 ⁴	2 ³	2 ²	21	20	
•	BIT 7							RIT 0	-

The digital value used for M4DAC and recalled from Table 06h at the adjusted memory address found in VINDEX. This register is updated at the end of the MON4 conversion.

$$V_{M4DAC} = \frac{2.5}{256} \times (M4DAC + 1)$$

Table 02h, Register 86h: DEVICE ID

FACTORY DEFAULT 75h
READ ACCESS PW2
WRITE ACCESS N/A
MEMORY TYPE ROM



Hardwired connections to show the device ID.

Table 02h, Register 87h: DEVICE VER

FACTORY DEFAULT DEVICE VERSION

READ ACCESS PW2
WRITE ACCESS N/A
MEMORY TYPE ROM

87h DEVICE VERSION
BIT 7
BIT 0

Hardwired connections to show device version.

64 _______/N/XI/N

Table 02h, Register 88h: SAMPLE RATE

FACTORY DEFAULT 30h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

88h	SEE	SEE	PWM_FR ₁	PWM_FR ₀	APC_SR ₃	APC_SR ₂	APC_SR ₁	APC_SR ₀
	BIT 7							BIT 0

BITS 7:6	SEE
BITS 5:4	PWM_FR[1:0]: 2-bit frequency rate for the SW pulsed output used with PWM. When switching a lower to a higher frequency, disable the SW output by setting SOFT M3QT (Byte 78h) to a 1 before changing PWM_FR. After changing PWM_FR, wait 200 periods of the new frequency before enabling the SW output. This delay allows for the internal signals to integrate and lock to the new frequency without creating a large duty cycle. 00b: 131.25kHz 01b: 262.5kHz 11b: 1050kHz (Default)
BITS 3:0	APC_SR[3:0]: 4-bit sample rate for comparison of APC control.

Defines the sample rate for comparison of APC control.

APC_SR[3:0]	MINIMUM TIME FROM BEN TO FIRST SAMPLE (tFIRST) ±50ns (ns)	REPEATED SAMPLE PERIOD FOLLOWING FIRST SAMPLE (t _{REP}) (ns)
0000b	350	800
0001b	550	1200
0010b	750	1600
0011b	950	2000
0100b	1350	2800
0101b	1550	3200
0110b	1750	3600
0111b	2150	4400
1000b	2950	6000
1001b*	3150	6400

^{*}All codes greater than 1001b (1010b to 1111b) use the maximum sample time of code 1001b.

Table 02h, Register 89h: CONFIG

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

89h	FETG DIR	TX-F LEN	M3QT LEN	ASEL	BOLFS	RSSI_FC	RSSI_FF	EN5TO8B	
	BIT 7							BIT 0	

Configure the memory location and the polarity of the digital outputs.

BIT 7	FETG DIR: Chooses the direction or polarity of the FETG output for normal operation. 0 = (Default) Under normal operation, FETG is pulled low. 1 = Under normal operation, FETG is pulled high.
BIT 6	TX-F LEN: The TX-F output pin always reflects the wired-OR of all TX-F enabled alarm states. This bit enables the latching of the alarm state for the TX-F output pin. 0 = (Default) Not latched. 1 = The alarm bits are latched until cleared by a TX-D transition or power-down. If the V _{CC} alarm is enabled for either FETG or TX-F, then latching is disabled until after the first V _{CC} measurement is made above the V _{CC} ALARM LO set point to allow for proper operation during slow power-on cycles.
BIT 5	M3QT LEN: This bit enables the latching of the alarm for the M3QT. 0 = (Default) Not latched. 1 = The alarm bit is latched until cleared by setting the M3QT RESET bit (Byte 78h).
BIT 4	ASEL: Address select. 0 = (Default) Device address of A2h. 1 = Device address is equal to the value found in the DEVICE ADDRESS byte (Table 02h, 8Ch).
BIT 3	BOLFS: Bias open-loop full scale. 0 = (Default) Full scale is 600μA. 1 = Full scale is 1.2mA.
BITS 2:1	RSSI_FC and RSSI_FF: RSSI force coarse and RSSI force fine. Control bits for RSSI mode of operation on the MON3 conversion. 00b = (Default) Normal RSSI mode of operation. 01b = The fine settings of scale and offset are used for MON3 conversions. 10b = The coarse settings of scale and offset are used for MON3 conversions. 11b = Normal RSSI mode of operation.
BIT 0	EN5TO8B: This bit enables MON5–MON8 conversion (voltage of D0–D3 pins). 0 = (Default) Temperature, V _{CC} , and MON1–MON8 conversions are enabled. 1 = Temperature, V _{CC} , and MON1–MON4 conversions are enabled.

Table 02h, Register 8Ah: RESERVED

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

This register is reserved.

Table 02h, Register 8Bh: MOD RANGING

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

8Bh	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	MOD ₂	MOD ₁	MOD ₀
	RIT 7							BIT 0

The lower nibble of this byte controls the full-scale range of the Modulation DAC

BITS 7:3	RESERVED (D	efault = 0)			
	MOD[2:0]: MOD and creates a F		value to select the FS o	utput voltage for MOD. De	fault is
		MOD[2:0]	% OF 1.25V	FS VOLTAGE (V)	
		000b	100.00	1.250	
		001b	80.05	1.001	
BITS 2:0		010b	66.75	0.834	
		011b	50.13	0.627	
		100b	40.15	0.502	
		101b	33.50	0.419	
		110b	28.74	0.359	
		111b	25.17	0.315	

Table 02h, Register 8Ch: DEVICE ADDRESS

FACTORY DEFAULT 00h

READ ACCESS PW2

WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

8Ch 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰

BIT 7

This value becomes the I^2C slave address for the main memory when the ASEL (Table 02h, Register 89h) bit is set. If A0h is programmed to this register, the auxiliary memory is disabled.

Table 02h, Register 8Dh: COMP RANGING

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

8Dh RESERVED BIAS₂ BIAS₁ BIAS₀ RESERVED APC₂ APC₁ APC₀
BIT 7

The upper nibble of this byte controls the full-scale range of the quick-trip monitoring for BIAS. The lower nibble of this byte controls the full-scale range for the quick-trip monitoring of the APC reference as well as the closed-loop monitoring of APC.

BIT 7	RESERVED (Default = 0)		
		S Full-Scale Ranging. 3 ault is 000b and create		FS comparison voltage t
		BIAS[2:0]	% OF 1.25V	FS VOLTAGE (V)
		000b	100.00	1.250
		001b	80.04	1.001
BITS 6:4		010b	66.73	0.834
		011b	50.10	0.626
		100b	40.11	0.501
		101b	33.45	0.418
		110b	28.69	0.359
		111b	25.12	0.314
BIT 3	RESERVED (Default = 0)		
		Full-Scale Ranging. 3-bult is 000b and creates		S comparison voltage fo
				S comparison voltage fo
		ult is 000b and creates	a FS of 2.5V.	
		ult is 000b and creates APC[2:0]	a FS of 2.5V. % OF 2.50V	FS VOLTAGE (V)
ITS 2:0		ult is 000b and creates APC[2:0] 000b	a FS of 2.5V. % OF 2.50V 100.00	FS VOLTAGE (V) 1.250
ITS 2:0		ult is 000b and creates APC[2:0] 000b 001b	a FS of 2.5V. % OF 2.50V 100.00 80.04	1.250 1.001
TS 2:0		ult is 000b and creates APC[2:0] 000b 001b 010b	a FS of 2.5V. % OF 2.50V 100.00 80.04 66.73	1.250 1.001 0.834
TS 2:0		ult is 000b and creates APC[2:0] 000b 001b 010b 011b	a FS of 2.5V. **OF 2.50V* 100.00 80.04 66.73 50.10	1.250 1.001 0.834 0.626
BITS 2:0		ult is 000b and creates APC[2:0] 000b 001b 010b 011b 100b	a FS of 2.5V. % OF 2.50V 100.00 80.04 66.73 50.10 40.11	1.250 1.001 0.834 0.626 0.501



Table 02h, Register 8Eh: RIGHT SHIFT₁ (RSHIFT₁)

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

 8Eh
 RESERVED
 MON12
 MON11
 MON10
 RESERVED
 MON22
 MON21
 MON20

 BIT 7
 BIT 0

Allows for right-shifting the final answer of MON1 and MON2 voltage measurements. This allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to the correct LSB.

Table 02h, Register 8Fh: RIGHT SHIFT₀ (RSHIFT₀)

FACTORY DEFAULT 30h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

8Fh RESERVED MON32 MON31 MON30 RESERVED MON42 MON41 MON40

BIT 7

Allows for right-shifting the final answer of MON3 and MON4 voltage measurements. This allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to the correct LSB.

Table 02h, Register 90h to 91h: RESERVED

FACTORY DEFAULT 0000h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

These registers are reserved.

Table 02h, Register 92h to 93h: V_{CC} SCALE Table 02h, Register 94h to 95h: MON1 SCALE Table 02h, Register 96h to 97h: MON2 SCALE Table 02h, Register 98h to 99h: MON3 FINE SCALE Table 02h, Register 9Ah to 9Bh: MON4 SCALE

Table 02h, Register 9Ch to 9Dh: MON3 COARSE SCALE

FACTORY CALIBRATED

READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

92h, 94h, 96h, 98h, 9Ah, 9Ch	215	214	213	212	2 ¹¹	2 ¹⁰	2 ⁹	28
93h, 95h, 97h, 99h, 9Bh, 9Dh	2 ⁷	26	2 ⁵	2 ⁴	23	2 ²	2 ¹	20

BIT 7

Controls the scaling or gain of the FS voltage measurements. The factory-calibrated value produces an FS voltage of 6.5536V for V_{CC} and 2.5V for MON1, MON2, MON3, and MON4.

Table 02h, Register 9Eh to A1h: RESERVED

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

These registers are reserved.



Table 02h, Register A2h to A3h: V_{CC} OFFSET
Table 02h, Register A4h to A5h: MON1 OFFSET
Table 02h, Register A6h to A7h: MON2 OFFSET
Table 02h, Register A8h to A9h: MON3 FINE OFFSET
Table 02h, Register AAh to ABh: MON4 OFFSET

Table 02h, Register ACh to ADh: MON3 COARSE OFFSET

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

A2h, A4h, A6h, A8h, AAh, ACh	S	S	2 ¹⁵	214	213	212	2 ¹¹	210
A3h, A5h, A7h, A9h, ABh, ADh	2 ⁹	2 ⁸	2 ⁷	26	2 ⁵	2 ⁴	2 ³	2 ²

BIT 7

Allows for offset control of these voltage measurements if desired.

Table 02h, Register AEh to AFh: INTERNAL TEMP OFFSET

FACTORY CALIBRATED

READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

AEh	S	28	27	26	2 ⁵	24	23	2 ²
AFh	21	20	2-1	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6

BIT 7

Allows for offset control of temperature measurement if desired. The final result must be XORed with BB40h before writing to this register. Factory calibration contains the desired value for a reading in degrees Celsius.

Table 02h, Register B0h to B3h: PW1

FACTORY DEFAULT FFFF FFFFh

READ ACCESS N/A
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

B0h	2 ³¹	230	2 ²⁹	2 ²⁸	227	226	225	2 ²⁴
B1h	223	222	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
B2h	215	2 ¹⁴	213	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	28
B3h	2 ⁷	2 ⁶	2 ⁵	24	23	22	21	20

BIT 7

The PWE value is compared against the value written to this location to enable PW1 access. At power-on, the PWE value is set to all 1s. Thus, writing these bytes to all 1s grants PW1 access on power-on without writing the password entry. All reads of this register are 00h.

Table 02h, Register B4h to B7h: PW2

FACTORY DEFAULT FFFF FFFFh

READ ACCESS N/A WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

B4h	2 ³¹	2 ³⁰	2 ²⁹	2 ²⁸	2 ²⁷	2 ²⁶	2 ²⁵	2 ²⁴
B5h	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
B6h	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	28
B7h	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	20

BIT 7

The PWE value is compared against the value written to this location to enable PW2 access. At power-on, the PWE value is set to all 1s. Thus writing these bytes to all 1s grants PW2 access on power-on without writing the password entry. All reads of this register are 00h.



Table 02h, Register B8h: FETG ENABLE₁

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

B8h TEMP EN VCC EN MON1 EN MON2 EN MON3 EN MON4 EN RESERVED RESERVED
BIT 7
BIT 0

Configures the maskable interrupt for the FETG pin.

BIT 7	TEMP EN: Enables/disables active interrupts on the FETG pin due to temperature measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 6	VCC EN: Enables/disables active interrupts on the FETG pin due to V _{CC} measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 5	MON1 EN: Enables/disables active interrupts on the FETG pin due to MON1 measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 4	MON2 EN: Enables/disables active interrupts on the FETG pin due to MON2 measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 3	MON3 EN: Enables/disables active interrupts on the FETG pin due to MON3 measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 2	MON4 EN: Enables/disables active interrupts on the FETG pin due to MON4 measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BITS 1:0	RESERVED (Default = 0)

Table 02h, Register B9h: FETG ENABLE0

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

B9h	TXP HI EN	TXP LO EN	BIAS HI EN	BIAS MAX EN	RESERVED	RESERVED	RESERVED	RESERVED	
	BIT 7							BIT 0	

Configures the maskable interrupt for the FETG pin.

BIT 7	TXP HI EN: Enables/disables active interrupts on the FETG pin due to TXP fast comparisons above the threshold limit. 0 = Disable (Default) 1 = Enable
BIT 6	TXP LO EN: Enables/disables active interrupts on the FETG pin due to TXP fast comparisons below the threshold limit. 0 = Disable (Default) 1 = Enable
BIT 5	BIAS HI EN: Enables/disables active interrupts on the FETG pin due to BIAS fast comparisons above the threshold limit. 0 = Disable. (Default) 1 = Enable
BIT 4	BIAS MAX EN: Enables/disables active interrupts on the FETG pin due to BIAS fast comparisons below the threshold limit. 0 = Disable (Default) 1 = Enable
BITS 3:0	RESERVED (Default = 0)

Table 02h, Register BAh: TX-F ENABLE₁

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

BAh	TEMP EN	VCC EN	MON1 EN	MON2 EN	MON3 EN	MON4 EN	RESERVED	RESERVED
	BIT 7							BIT 0

Configures the maskable interrupt for the TX-F pin.

BIT 7	TEMP EN: Enables/disables active interrupts on the TX-F pin due to temperature measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 6	VCC EN: Enables/disables active interrupts on the TX-F pin due to V _{CC} measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 5	MON1 EN: Enables/disables active interrupts on the TX-F pin due to MON1 measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 4	MON2 EN: Enables/disables active interrupts on the TX-F pin due to MON2 measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 3	MON3 EN: Enables/disables active interrupts on the TX-F pin due to MON3 measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BIT 2	MON4 EN: Enables/disables active interrupts on the TX-F pin due to MON4 measurements outside the threshold limits. 0 = Disable (Default) 1 = Enable
BITS 2:0	RESERVED (Default = 0)

Table 02h, Register BBh: TX-F ENABLE₀

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

BBh	TXP HI EN	TXP LO EN	BIAS HI EN	BIAS MAX EN	RESERVED	RESERVED	RESERVED	FETG EN	
	BIT 7							BIT 0	

Configures the maskable interrupt for the TX-F pin.

BIT 7	TXP HI EN: Enables/disables active interrupts on the TX-F pin due to TXP fast comparisons above the threshold limit. 0 = Disable (Default) 1 = Enable
BIT 6	TXP LO EN: Enables/disables active interrupts on the TX-F pin due to TXP fast comparisons below the threshold limit. 0 = Disable (Default) 1 = Enable
BIT 5	BIAS HI EN: Enables/disables active interrupts on the TX-F pin due to BIAS fast comparisons above the threshold limit. 0 = Disable (Default) 1 = Enable
BIT 4	BIAS MAX EN: Enables/disables active interrupts on the TX-F pin due to BIAS fast comparisons above the threshold limit. 0 = Disable (Default) 1 = Enable
BITS 3:1	RESERVED (Default = 0)
BIT 0	FETG EN: 0 = Normal FETG operation (Default). 1 = Enables FETG to act as an input to TX-F output.

Table 02h, Register BCh: HTXP

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

BCh 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
BIT 7

Fast comparison DAC threshold adjust for high TXP. This value is added to the APC DAC value recalled from Table 04h. If the sum is greater than 0xFF, 0xFF is used. Comparisons greater than V_{HTXP}, compared against V_{BMD}, create a TXP HI alarm. The same ranging applied to the APC DAC should be used here.

$$V_{HTXP} = \frac{Full\ Scale}{255} \times (HTXP + APC\ DAC)$$

Table 02h, Register BDh: LTXP

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

BDh 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
BIT 7

Fast-comparison DAC threshold adjust for low TXP. This value is subtracted from the APC DAC value recalled from Table 04h. If the difference is less than 0x00, 0x00 is used. Comparisons less than V_{LTXP} , compared against V_{BMD} , create a TXP LO alarm. The same ranging applied to the APC DAC should be used here.

$$V_{LTXP} = \frac{Full\ Scale}{255} \times (APC\ DAC - LTXP)$$

Table 02h, Register BEh: HBIAS

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

BEh 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
BIT 7

Fast-comparison DAC setting for high BIAS. Comparisons greater than V_{HBIAS}, found on the MON1 pin, create a BIAS HI alarm.

$$V_{\text{HBIAS}} = \frac{\text{Full Scale}}{255} \times \text{HBIAS}$$

Table 02h, Register BFh: MAX BIAS

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

BFh 2¹² 2¹¹ 2¹⁰ 2⁹ 2⁸ 2⁷ 2⁶ 2⁵
BIT 7

This value defines the maximum DAC value allowed for the upper 8 bits of BIAS output during all operations.

Table 02h, Register C0h: DPU

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

 C0h
 INV M3QT
 MUX M3QT
 INV LOS
 MUX LOS
 D3 CNTL
 D2 CNTL
 D1 CNTL
 D0 CNTL

 BIT 7
 BIT 0

BIT 7	INV M3QT: Inverts the internal M3QT signal to output pin D2 if MUX M3QT is set. If MUX M3QT is not set, this bit's value is a don't care. 0 = (Default) Noninverted M3QT to D2 pin. 1 = Inverted M3QT to D2 pin.
BIT 6	MUX M3QT: Chooses the control for D2 output pin. 0 = (Default) D2 is controlled by bit D2 IN found in byte 79h. 1 = M3QT is buffered to D2 pin.
BIT 5	INV LOS: Inverts the buffered input pin LOSI to output pin D0 if MUX LOS is set. If MUX LOS is not set, this bit's value is a don't care. 0 = (Default) Noninverted LOSI to D0 pin. 1 = Inverted LOSI to D0 pin.
BIT 4	MUX LOS: Chooses the control for D0 output pin. 0 = (Default) D0 is controlled by bit D0 IN found in byte 79h. 1 = LOSI is buffered to D0 pin.
BIT 3	D3 CNTL: At power-on, this bit's value is loaded into bit D3 OUT of byte 78h to control the output pin D3. 0 = (Default)
BIT 2	D2 CNTL: At power-on, this bit's value is loaded into bit D2 OUT of byte 78h to control the output pin D2. 0 = (Default)
BIT 1	D1 CNTL: At power-on, this bit's value is loaded into bit D1 OUT of byte 78h to control the output pin D1. 0 = (Default)
BIT 0	D0 CNTL: At power-on, this bit's value is loaded into bit D0 OUT of byte 78h to control the output pin D0. 0 = (Default)

Controls the power-on values for D3, D2, D1, and D0 output pins and mux and invertion of the LOSI pin.



Table 02h, Register C1h to C2h: RESERVED

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

These registers are reserved.

Table 02h, Register C3h: M3QT DAC

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

C3h 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
BIT 7

Register to control M3QT DAC.

 $V_{M3QT} = \frac{1.25}{256} \times (M3QT DAC + 1)$

Table 02h, Register C4h: DAC1

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

C4h 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
BIT 7

Register to control DAC1.

$$V_{DACI} = \frac{2.5}{256} \times (DAC1 + 1)$$

Table 02h, Register C5h to C6h: RESERVED

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

These registers are reserved.

Table 02h, Register C7h: M4 LUT CNTL

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

C7h	RESERVED	RESERVED	RESERVED	RESERVED	FBOL	FBCL	DBL_SB	UP_LOWB
,	BIT 7							BIT 0

BITS 7:4	RESERVED (Default = 000000b)
BITS 3:2	FBOL and FBCL: Force bias open loop and force bias closed loop. 00b = (Default) normal operation. 10b = Force control of IBIAS to be open loop regardless of duration of BEN pulses. 01b = Force control of IBIAS to be closed loop regardless of duration of BEN pulses. 11b = Same as 10b. When forcing open-loop mode, BEN should be ground or at any burst length.
BIT 1	DBL_SB: Chooses the size of LUT for Table 06h. 0 = (Default) Single LUT of 32 bytes. 1 = Double LUT of 16 bytes.
BIT 0	UP_LOWB: Determines which 16-byte LUT is used if DBL_SB = 1. If DBL_SB = 0, the value of this bit is a don't care. 0 = (Default) Chooses the lower 16 bytes of Table 06h (80h to 8Fh). 1 = Chooses the upper 16 bytes of Table 06h (90h to 9Fh).

Controls the size and location of LUT functions for the MON4 measurement.

Table 02h, Register C8h to C9h: MON5 SCALE Table 02h, Register CAh to CBh: MON6 SCALE Table 02h, Register CCh to CDh: MON7 SCALE Table 02h, Register CEh to CFh: MON8 SCALE

FACTORY CALIBRATED

READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

C8h, CAh, CCh, CEh	215	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸
C9h, CBh, CDh, CFh	2 ⁷	26	25	24	23	22	21	20

BIT 7

Controls the scaling or gain of the FS voltage measurements. The factory-calibrated value produces an FS voltage of 2.5V for MON5, MON6, MON7, and MON8.

Table 02h, Register D0h to D1h: MON5 OFFSET Table 02h, Register D2h to D3h: MON6 OFFSET Table 02h, Register D4h to D5h: MON7 OFFSET Table 02h, Register D6h to D7h: MON8 OFFSET

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

D0h, D2h, D4h, D6h	S	S	2 ¹⁵	214	2 ¹³	212	211	210
D1h, D3h, D5h, D7h	2 ⁹	2 ⁸	27	26	25	24	23	2 ²

BIT 7

Allows for offset control of these voltage measurements if desired.



Table 02h, Register D8h to F7h: EMPTY Table 02h, Register F8h to F9h: MAN BIAS

FACTORY DEFAULT 00h
READ ACCESS PW2

WRITE ACCESS PW2 and BIAS EN = 1

MEMORY TYPE Volatile

F8h	RESERVED	RESERVED	212	2 ¹¹	2 ¹⁰	2 ⁹	28	2 ⁷
F9h	27	26	2 ⁵	24	23	22	21	20

BIT 7

When BIAS EN (Table 02h, Register 80h) is written to 0, writes to these bytes control the BIAS DAC.

Table 02h, Register FAh: MAN_CNTL

FACTORY DEFAULT 00h
READ ACCESS PW2

WRITE ACCESS PW2 and BIAS EN = 1

MEMORY TYPE Volatile

FAh	RESERVED	MAN_CLK						
	BIT 7	-	-	-	-	-	-	BIT 0

When BIAS EN (Table 02h, Register 80h) is written to 0, bit 0 of this byte controls the updates of the MAN BIAS value to the BIAS output. The values of MAN BIAS should be written with a separate write command. Setting bit 0 to a 1 clocks the MAN BIAS value to the output DAC.

- 1. Write the MAN BIAS value with a write command.
- 2. Set the MAN_CLK bit to a 1 with a separate write command.
- 3. Clear the MAN_CLK bit to a 0 with a separate write command.

Table 02h, Register FBh to FCh: BIAS DAC

FACTORY DEFAULT 8000h
READ ACCESS PW2
WRITE ACCESS N/A
MEMORY TYPE Volatile

FBh	BOL	0	212	2 ¹¹	210	2 ⁹	28	27
FCh	2 ⁷	2 ⁶	25	24	2 ³	2 ²	2 ¹	20

BIT 7

The bias open-loop bit (BOL) reflects the status of the BIAS current-control loop. If it is 1, the loop is open and the DS1875 is controlling the BIAS output from the LUT. If it is 0, the loop is closed and the BIAS output is controlled by active feedback from the BMD pin. The remaining bits are the digital value used for the BIAS output regardless of the value of OL.

Table 02h, Register FDh: BIAS OL

FACTORY DEFAULT 00h
READ ACCESS PW2

WRITE ACCESS PW2 and APC EN = 1

MEMORY TYPE Volatile

FDh 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
BIT 7

The digital value used for BIAS at power-on and during open loop. It is recalled from Table 08h at the adjusted memory address found in TINDEX. This register is updated at the end of the temperature conversion. The correct value depends on the value of BOLFS (Table 02h, Register 89h, bit 3).

If BOLFS = 0, BIAS $OL[7:0] = I_{BIAS}[11:4]$.

If BOLFS = 1, $BIAS OL[7:0] = I_{BIAS} [12:5]$.

Table 02h, Register FEh: PWM DAC

FACTORY DEFAULT 00h
READ ACCESS PW2

WRITE ACCESS PW2 and PWM EN = 0

MEMORY TYPE Volatile

FEh	2 ⁷	26	25	2 ⁴	23	22	21	20
	BIT 7							BIT 0

The digital value used for PWM integration of the FB pin. It is recalled from Table 07h at the adjusted memory address found in TINDEX. This register is updated at the end of the temperature conversion.

$$V_{PWM} = \frac{1.25}{256} \times (PWM DAC + 1)$$

Table 02h, Register FFh: RESERVED

FACTORY DEFAULT 00h
READ ACCESS PW2
WRITE ACCESS N/A
MEMORY TYPE N/A

This register is reserved.

Table 03h Register Descriptions

Table 03h, Register 80h to FFh: PW2 EEPROM

FACTORY DEFAULT

ΕE

80h to FFh

READ ACCESS PW2
WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (EE)

ΕE

00h

00h

EE

BIT 7

ΕE

ΕE

EE

PW2-protected EEPROM.

Table 04h Register Descriptions

EE

ΕE

Table 04h, Register 80h to C7h: MODULATION LUT

FACTORY DEFAULT

READ ACCESS PW2

WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (EE)

80h to C7h 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰
BIT 7

The digital value for the modulation DAC output.

The MODULATION LUT is a set of registers assigned to hold the temperature profile for the modulation DAC. The values in this table combined with the MOD bits in the MOD RANGING register (Table 02h, Register 8Bh) determine the set point for the modulation voltage. The temperature measurement is used to index the LUT (TINDEX, Table 02h, Register 81h) in 2°C increments from -40°C to +102°C, starting at 80h in Table 04h. Register 80h defines the -40°C to -38°C MOD output, Register 81h defines the -38°C to -36°C MOD output, and so on. Values recalled from this EEPROM memory table are written into the MOD DAC (Table 02h, Register 82h) location that holds the value until the next temperature conversion. The DS1875 can be placed into a manual mode (MOD EN bit, Table 02h, Register 80h), where MOD DAC is directly controlled for calibration. If the temperature compensation functionality is not required, then program the entire Table 04h, to the desired modulation setting.



Table 05h Register Descriptions

Table 05h, Register 80h to A3h: APC TE LUT

FACTORY DEFAULT

00h PW2

READ ACCESS

PVVZ

WRITE ACCESS

PW2

MEMORY TYPE

Nonvolatile (EE)

80h to A3h

2⁷ BIT 7

2⁶

25

24

23

22

21

2⁰ BIT 0

The APC TE LUT is a set of registers assigned to hold the temperature profile for the APC reference DAC. The values in this table combined with the APC bits in the COMP RANGING register (Table 02h, Register 8Dh) determine the set point for the APC loop. The temperature measurement is used to index the LUT (TINDEX, Table 02h, Register 81h) in 4°C increments from -40°C to +100°C, starting at Register 80h in Table 05h. Register 80h defines the -40°C to -36°C APC reference value, Register 81h defines the -36°C to -32°C APC reference value, and so on. Values recalled from this EEPROM memory table are written into the APC DAC (Table 02h, Register 83h) location that holds the value until the next temperature conversion. The DS1875 can be placed into a manual mode (APC EN bit, Table 02h, Register 80h), where APC DAC can be directly controlled for calibration. If TE temperature compensation is not required by the application, program the entire LUT to the desired APC set point.

Table 05h, Register A4h to A7h: RESERVED

FACTORY DEFAULT 00h

READ ACCESS PW2

WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (EE)

These registers are reserved.

Table 06h Register Descriptions

Table 06h, Register 80h to 9Fh: M4DAC LUT

FACTORY DEFAULT

00h

READ ACCESS

PW2

WRITE ACCESS

PW2

MEMORY TYPE

Nonvolatile (EE)

80h to 9Fh

27	26	25	24	23	2 ²	21	20

BIT 7

The M4DAC LUT is set of registers assigned to hold the voltage profile for the M4DAC. The values in this table determine the set point for the M4DAC. The MON4 voltage measurement is used to index the LUT (VINDEX, Table 02h, Register 84h), starting at Register 80h in Table 06h. Values recalled from this EEPROM memory table are written into the M4DAC (Table 02h, Register 85h) location that holds the value until the next MON4 voltage conversion. The DS1875 can be placed into a manual mode (M4DAC EN bit, Table 02h, Register 80h), where M4DAC is directly controlled for calibration. If voltage compensation is not required by the application, program the entire LUT to the desired M4DAC set point.

Table 07h Register Descriptions

Table 07h, Register 80h to A3h: PWM REFERENCE LUT

FACTORY DEFAULT

00h

READ ACCESS

PW2

WRITE ACCESS
MEMORY TYPE

PW2

Nonvolatile (EE)

25

80h to A3h

2⁷ BIT 7 26

24

23

22

21

20

BIT 0

The PWM REFERENCE LUT is a set of registers assigned to hold the temperature profile for the PWM feedback. The values in this table determine the set point for the PWM loop. The temperature measurement is used to index the LUT (TINDEX, Table 02h, Register 81h) in 4°C increments from -40°C to +100°C, starting at Register 80h in Table 07h. Register 80h defines the -40°C to -36°C PWM reference value, Register 81h defines the -36°C to -32°C PWM reference value, and so on. Values recalled from this EEPROM memory table are written into the PWM DAC (Table 02h, Register FEh) location that holds the value until the next temperature conversion. The DS1875 can be placed into a manual mode (PWM EN bit, Table 02h, Register 80h), where PWM DAC can be directly controlled for calibration. If temperature compensation is not required by the application, program the entire LUT to the desired PWM set point.

Table 07h, Register A4h to A7h: RESERVED

FACTORY DEFAULT 00h

READ ACCESS PW2

WRITE ACCESS PW2

MEMORY TYPE Nonvolatile (SEE)

These registers are reserved.

Table 08h Register Descriptions

Table 08h, Register 80h to C7h: BIAS OPEN-LOOP LUT

FACTORY DEFAULT
READ ACCESS

WRITE ACCESS AII

MEMORY TYPE Nonvolatile (EE)

00h

ΑII

80h to C7h 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰

BIT 7

The BIAS OPEN-LOOP LUT is a set of registers assigned to hold the temperature profile for the BIAS OL DAC. The values in this table determine the set point for the BIAS current. The temperature measurement is used to index the LUT (TINDEX, Table 02h, Register 81h) in 2°C increments from -40°C to +102°C, starting at 80h in Table 08h. Register 80h defines the -40°C to -38°C BIAS OL output, Register 81h defines the -38°C to -36°C BIAS OL output, and so on. Values recalled from this EEPROM memory table are written into the BIAS OL (Table 02h, Register FDh) location that holds the value until the next temperature conversion. The DS1875 can be placed into a manual mode (BIAS EN bit, Table 02h, Register 80h), where BIAS OL DAC is directly controlled for calibration. If the temperature compensation functionality is not required, then program the entire Table 08h to the desired BIAS OL setting.

_Auxiliary Memory A0h Register Descriptions

Auxiliary Memory A0h, Register 00h to FFh: EEPROM

FACTORY DEFAULT 00h

READ ACCESS ALL

WRITE ACCESS ALL

MEMORY TYPE Nonvolatile (EE)

80h to FFh 2⁷ 2⁶ 2⁵ 2⁴ 2³ 2² 2¹ 2⁰

BIT 7

Accessible with the slave address A0h.

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
38 TQFN-EP	T3857+1	<u>21-0172</u>



Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/08	Initial release.	_
1	10/08	Updated all instances of the operating voltage range from 5.5V to 3.9V on multiple pages.	1, 5–13

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

92 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2008 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products, Inc.