

# DS16EV5110 Video Equalizer for DVI, HDMI, and CAT5 Cables

## **General Description**

The DS16EV5110 is a 2.25 Gbps multi-channel equalizer optimized for video cable extension applications. It contains three transition-minimized differential signaling (TMDS) data channels and one clock channel as commonly found in DVI and HDMI cables. It provides compensation for skin-effect and dielectric losses, a common phenomenon when transmitting video on commercially available high definition video cables.

The inputs and outputs fully support DVI and HDMI requirements and features programmable levels of input equalization. This provides optimal signal boost and reduces intersymbol interference. The device supports DC-coupled data paths providing a wider input common-mode voltage range. This eliminates the need for external coupling capacitors, thereby reducing solution size and cost.

The clock channel is optimized for clock rates of up to 225 MHz and features a signal detect circuit. To maximize noise immunity, the DS16EV5110 features a programmable loss of signal threshold. The threshold is adjustable through a Serial Management Bus (SMBus) interface.


The DS16EV5110 also provides support for system power management via output enable controls. Additional controls are provided via the SMBus enabling customization and optimization for specific applications requirements. These include programmable features such as output amplitude and boost control as well as system level diagnostics.

#### Features

- 8 levels of equalization settable by 3 pins or through the SMBus interface
- DC-Coupled inputs and outputs
- Optimized for operation from 250 Mbps to 2.25 Gbps in support of UXGA, 480 I/P, 720 I/P, 1080 I, and 1080 P with 8, 10, and 12–bit Color Depth Resolutions
- Two DS16EV5110 devices support DVI/HDMI Dual Link
- DVI 1.0, HDMI 1.2a, and HDMI 1.3 Compatible TMDS Interface
- Clock channel signal detect (LOS)
- Enable for power savings standby mode
- Serial Management Bus (SMBus) provides control of boost, output amplitude, enable, and clock channel signal detect threshold
- Low power consumption: 475mW (Typical)
- 0.13 UI total jitter at 1.65 Gbps including cable
- Single 3.3V power supply
- Small 7mm x 7mm, 48-pin leadless LLP package
- -40°C to +85°C operating temperature range
- Extends TMDS cable reach over:
  - 1. > 40 meters 24 AWG DVI Cable
  - 2. > 20 meters 28 AWG DVI Cable
  - 3. > 20 meters Cat5/Cat5e/Cat6 cables
  - 4. > 20 meters at 2.25 Gbps over 28 AWG HDMI cables

### Applications


- DVI/HDMI Cable Extenders / Switchers
- Digital Routers and Switches
- Projectors
- High Definition Displays



© 2007 National Semiconductor Corporation 202162

## **Pin Descriptions**

Pin Name	Pin Number	I/O, Type	Description
HIGH SPEED	DIFFERENTI	AL I/O	
C_IN-	1	I, CML	Inverting and non-inverting TMDS Clock inputs to the equalizer. An on-chip 50 $\Omega$ terminating
C_IN+	2		resistor connects C_IN+ to VDD and C_IN- to VDD.
D_IN0-	4	I, CML	Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50 $\Omega$ terminating
D_IN0+	5		resistor connects D_IN0+ to VDD and D_IN0- to VDD.
D_IN1-	8	I, CML	Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50 $\Omega$ terminating
D_IN1+	9		resistor connects D_IN1+ to VDD and D_IN1- to VDD.
D_IN2-	11	I, CML	Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50 $\Omega$ terminating
D_IN2+	12	.,	resistor connects D_IN2+ to VDD and D_IN2- to VDD.
C_OUT-	36	O, CML	Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
C_OUT+	35	O, OML	
D_OUT0-	33	O, CML	Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
D_OUT0+	32	O, OME	
D_0UT1-	29	O, CML	Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
D_OUT1+	28	O, OML	
D_OUT2-	26	O, CML	Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
D_OUT2+	25	O, OME	
Equalization			
BST_0	23	I, CMOS	BST_0, BST_1, and BST_2 select the equalizer boost level for EQ channels. BST_0,
BST_0 BST_1	14	1, 01003	BST_0, BST_1, and BST_2 select the equalizer boost lever for EQ channels. BST_0, BST_1, and BST_2 are internally pulled low.
BST_2	37		
Device Cont			
EN	44	I, CMOS	Enable Equalizer inputs. When held High, normal operation is selected. When held Low,
		1, 01000	standby mode is selected. EN is internally pulled high.
FEB	21	I, CMOS	Force External Boost. When held high, the equalizer boost setting is controlled by the BST_
	21	1, 01100	[0:2] pins. When held low, the equalizer boost level is controlled through the SMBus (see
			Table 1) control pins. FEB is internally pulled high.
SD	45	O, CMOS	Equalizer Clock Channel Signal Detect Output. Produces a high when signal is detected.
POWER		,	
V <sub>DD</sub>	3, 6, 7,	I, Power	$V_{DD}$ pins should be tied to the $V_{DD}$ plane through a low inductance path. A 0.01µF bypass
·DD	10, 13,	1, 1 01101	capacitor should be connected between each $V_{DD}$ pin to the GND planes.
	15, 46		
GND	22, 24,	I, Power	Ground reference. GND should be tied to a solid ground plane through a low impedance
	27, 30,	.,	path.
	31, 34		
Exposed	PAD	I, Power	The exposed pad at the center of the package must be connected to the ground plane.
Pad			
Serial Manag	gement Bus (S	MBus) Inter	ace Control Pins
SDA	18	I, CMOS	Data Input. Internally pulled high.
SDC	17	I, CMOS	Clock Input. Internally pulled high.
CS	16	I, CMOS	Chip select. When held high, the equalizer SMBus register is enabled. When held low, the
			equalizer SMBus register is disabled. CS is internally pulled low. CS is internally gated with
			SDC.
Other			
Reserv	19, 20, 38,		Reserved. Do not connect.
	39, 40,41,		
	42, 43, 47,		
	48		



3

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>DD</sub> )	-0.5V to +4.2V
CMOS Input Voltage	–0.5V to (V <sub>DD</sub> + 0.5V)
CMOS Output Voltage	–0.5V to (V <sub>DD</sub> + 0.5V)
CML Input/Output Voltage	-0.3V to (V <sub>DD</sub> + 0.3V)
Junction Temperature	+150°C
Storage Temperature	–65°C to +150°C
Lead Temp. (Soldering, 5 sec.)	+260°C

ESD Rating	
HBM, 1.5 kΩ, 100 pF	>8 kV
CML Inputs	>10 kV
Thermal Resistance	
θ <sub>JA</sub> , No Airflow	30°C/W

## **Recommended Operating**

### Conditions (Notes 2, 3)

	Min	Тур	Max	Units
Supply Voltage (V <sub>DD</sub> to GND)	3.0	3.3	3.6	V
Ambient Temperature	-40	25	+85	°C

## **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless other specified. (Notes 2, 3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMOS DO	SPECIFICATIONS				•	
I <sub>IH-PU</sub>	High Level Input Leakage Current	CMOS pins with internal pull-up resistors	—10		+10	μA
I <sub>IH-PD</sub>	High Level Input Leakage Current	CMOS pins with internal pull-down resistors	80		105	μΑ
I <sub>IL-PU</sub>	Low Level Input Leakage Current	CMOS pins with internal pull-up resistors	—20		—10	μΑ
I <sub>IL-PD</sub>	Low Level Input Leakage Current	CMOS pins with internal pull-down resistors	—10		+10	μΑ
V <sub>IH</sub>	High Level Input Voltage		2.0		VDD	V
V <sub>IL</sub>	Low Level Input Voltage		0		0.8	V
V <sub>OH</sub>	High Level Output Voltage	SD Pin	2.4			V
V <sub>OL</sub>	Low Level Output Voltage	SD Pin			0.4	V
POWER	- <b>-</b>	•			•	
Р	Power Supply Consumption	EN = High, Device Enabled		475	700	mW
		EN = Low, Power Down Mode			70	mW
N	Supply Noise Tolerance (Note 4)	50 Hz – 100 Hz 100 Hz – 10 MHz 10 MHz – 825 MHz		100 40 10		mV <sub>P-P</sub> mV <sub>P-P</sub> mV <sub>P-P</sub>
CML INPUTS	6				1	
V <sub>IN</sub>	Input Voltage Swing	Measured differentially at TPA ( <i>Figure 1</i> )	800		1200	mV <sub>P-P</sub>
VICMDC	Input Common-Mode Voltage	DC-Coupled Requirement Measured at TPB ( <i>Figure 1</i> )	V <sub>DD</sub> -0.3		V <sub>DD</sub> -0.2	V
R <sub>LI</sub>	Differential Input Return Loss	100 MHz– 825 MHz, with fixture's effect de-embedded		10		dB
R <sub>IN</sub>	Input Resistance	IN+ to VDD and IN- to VDD	45	50	55	Ω
CML OUTPU	ITS				•	
V <sub>o</sub>	Output Voltage Swing	Measured differentially with OUT+ and OUT- terminated by $50\Omega$ to VDD	800		1200	mV <sub>P-P</sub>
V <sub>OCM</sub>	Output common-mode Voltage	Measured Single-ended	V <sub>DD</sub> -0.3		V <sub>DD</sub> -0.2	V
t <sub>R</sub> , t <sub>F</sub>	Transition Time	20% to 80% of differential output voltage, measured within 1" from output pins.	75		240	ps
t <sub>ccsk</sub>	Inter Pair Channel-to-Channel Skew (all 4 Channels)	Difference in 50% crossing between shortest and longest channels		25		ps

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>D</sub>	Latency			350		ps
OUTPUT JIT	TER	•	1			
TJ1	Total Jitter at 1.65 Gbps	20m 28 AWG STP DVI Cable Data Paths EQ Setting 0x04 PRBS7 (Notes 5, 6, 7)		0.13	0.17	UI <sub>P-P</sub>
TJ2	Total Jitter at 2.25 Gbps	20m 28 AWG STP DVI Cable Data Paths EQ Setting 0x04 PRBS7 (Notes 5, 6, 7)		0.2		UI <sub>P-P</sub>
TJ3	Total Jitter at 165 MHz	Clock Paths Clock Pattern (Notes 5, 6, 7)			0.165	UI <sub>P-P</sub>
TJ4	Total Jitter at 225 MHz	Clock Paths Clock Pattern (Notes 5, 6, 7)		0.165		UI <sub>P-P</sub>
RJ	Random Jitter	(Notes 7, 8)		3		psrms
BIT RATE				·		
F <sub>CLK</sub>	Clock Frequency	Clock Path (Note 5)	25		225	MHz
BR	Bit Rate	Data Path (Note 5)	0.25		2.25	Gbps

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 2: Typical values represent most likely parametric norms at  $V_{DD}$  = 3.3V,  $T_A$  = 25°C., and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 3: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 4: Allowed supply noise (mV<sub>P-P</sub> sine wave) under typical conditions.

Note 5: Specification is guaranteed by characterization and is not tested in production.

Note 6: Deterministic jitter is measured at the differential outputs (TPC of *Figure 1*), minus the deterministic jitter before the test channel (TPA of *Figure 1*). Random jitter is removed through the use of averaging or similar means.

Note 7: Total Jitter is defined as peak-to-peak deterministic jitter from (Note 8) + 14.2 times random jitter.

**Note 8:** Random jitter contributed by the equalizer is defined as sq rt  $(J_{OUT}^2 - J_{IN}^2)$ .  $J_{OUT}$  is the random jitter at equalizer outputs in ps-rms, see TPC of *Figure 1*;  $J_{IN}$  is the random jitter at the input of the equalizer in ps-rms, see TPA of *Figure 1*.

5

# DS16EV5110

# **Electrical Characteristics — Serial Management Bus Interface** (Notes 2, 3) Over recommended operating supply and temperature ranges unless other specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Serial Bus In	terface — DC Specifications		÷			
V <sub>IL</sub>	Data, Clock Input Low Voltage				0.8	V
V <sub>IH</sub>	Data, Clock Input High Voltage		2.8		V <sub>DD</sub>	V
I <sub>PULLUP</sub>	Current through pull-up resistor or current source	VOL = 0.4V		10		mA
V <sub>DD</sub>	Nominal Bus Voltage		3.0		3.6	V
LEAK-Bus	Input Leakage per bus segment	(Note 9)	—200		+200	μA
l LEAK-Pin	Input Leakage per device pin			—15		μA
CI	Capacitance for SDA and SDC	(Notes 9, 10)			10	pF
R <sub>TERM</sub>	Termination Resistance	V <sub>DD3.3</sub> (Notes 9, 10, 11)		2000		Ω
		V <sub>DD2.5</sub> (Notes 9, 10, 11)		1000		Ω
Serial Bus In	terface Timing Specification					
FSMB	Bus Operating Frequency	(Note 12)	10		100	kHz
TBUF	Bus Free Time Between Stop and Start Condition		4.7			μs
THD:STA	Hold Time After (Repeated) Start Condition. First CLK generated after this period.	At I <sub>PULLUP</sub> , Max	4.0			μs
TSU:STA	Repeated Start Condition Setup Time		4.7			μs
TSU:STO	Stop Condition Setup Time		4.0			μs
THD:DAT	Data Hold Time		300			ns
TSU:DAT	Data Setup Time		250			ns
T <sub>TIMEOUT</sub>	Detect Clock Low Timeout	(Note 12)	25		35	ms
T <sub>LOW</sub>	Clock Low Period		4.7			μs
T <sub>HIGH</sub>	Clock High Period	(Note 12)	4.0		50	μs
T <sub>LOW</sub> :SEXT	Cumulative Clock Low Extend Time (Slave Device)	(Note 12)			2	ms
t <sub>F</sub>	Clock/Data Fall Time	(Note 12)			300	ns
R	Clock/Data Rise Time	(Note 12)			1000	ns
t <sub>POR</sub>	Time in which a device must be operational after power-on reset	(Note 12)			500	ms

Note 9: Recommended value. Parameter not tested in production.

Note 10: Recommended maximum capacitance load per bus segment is 400pF.

Note 11: Maximum termination voltage should be identical to the device supply voltage.

Note 12: Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1 SMBus common AC specifications for details.

# Serial Management Bus (SMBus) Configuration Registers

The Serial Management Bus interface is compatible to SM-Bus 2.0 physical layer specification, except for bus termination voltages. Holding the CS pin high enables the SMBus port allowing access to the SMBus registers. The configuration registers can be read and written using SMBus through the SDA and SDC pins. In the STANDBY state, the Serial Management Bus remains active. Please see *Table 1* for more information.

	r						r		1		
Name	Address	Default	Туре	Bit 7	Bit 6 Bit 5 Bi	it 4		Bit 2	Bit 1	Bit 0	)
Status	0x00	0x00	RO	ID Revisio	n		Reserved	Reserved	Reserved	SD	
Status	0x01	0x00	RO	Reserved	Boost 1		EN	Reserved			
Status	0x02	0x00	RO	Reserved	Boost 3		Reserved	Boost 2			
Internal	0x03	0x77	RW	EN (Int.)	Boost Control		EN (Int.)	Reserved			
Enable/				0:Enable	(BC for CH0)		0:Enable				
Individual				1:Disable	000 (Min Boost)		1:Disable				
Channel				(D_IN0±)	001		(C_IN±)				
Boost					010						
Control					011						
for C_IN±,					100 101						
C_IN±, D_IN0±					110						
					111 (Max Boost)	<b>`</b>					
Individual	0x04	0x77	RW	EN (Int.)	Boost Control	'	EN (Int.)	Boost Con	trol		
Channel	0.04			0:Enable	(BC for CH2)		0:Enable	(BC for CF			
Boost				1:Disable	000 (Min Boost)		1:Disable	000 (Min E	-		
Control				(D_IN2±)	001		$(D_IN1\pm)$	001			
for				· _ /	010		· _ /	010			
D_IN1±,					011			011			
D_IN2±					100			100			
					101			101			
					110			110			
					111 (Max Boost)	)		111 (Max I	· · · · · · · · · · · · · · · · · · ·		
Signal	0x05	0x00	RW	Reserved					Threshold		
Detect ON									00: 70 (De	efault)	
(SD_ON)									01: 55		
									10: 90		
									11: 75		
Signal	0x06	0x00	RW	Reserved					Threshold		
									00: 40 (De	efault)	
(SD_OFF)									01: 30		
									10: 55		
CMDue er	0.07	0.00		December					11: 45		CMDue
SMBus or CMOS	0x07	0x00	RW	Reserved							SMBus Enable
Control for											0: Disable
EN											1: Enable
Output	0x08	0x78	RW	Reserved			Output Lev	/el:	Reserved		
Level							00: 540 m				
							01: 770 m				
							10: 1000 n				
							11: 1200 n				

#### **TABLE 1. SMBus Register Address**

Note: RO = Read Only, RW = Read/Write






FIGURE 1. Test Setup Diagram

## **DS16EV5110 Device Description**

The DS16EV5110 video equalizer comprises three data channels, a clock channel, and a control interface including a Serial Management Bus (SMBus) port.

#### DATA CHANNELS

The DS16EV5110 provides three data channels. Each data channel consists of an equalizer stage, a limiting amplifier, a

DC offset correction block, and a TMDS driver as shown in *Figure 2*.




FIGURE 2. DS16EV5110 Data Channel

#### EQUALIZER BOOST CONTROL

The data channel equalizers support eight programmable levels of equalization boost. The state of the FEB pin determines how the boost settings are controlled. If the FEB pin is held high, then the equalizer boost setting is controlled by the Boost Set pins (BST\_[0:2]) in accordance with Table 2. If this programming method is chosen, then the boost setting selected on the Boost Set pins is applied to all three data channels. When the FEB pin is held low, the equalizer boost level is controlled through the SMBus. This programming method is accessed via the appropriate SMBus registers (see Table 1). Using this approach, equalizer boost settings can be programmed for each channel individually. FEB is internally pulled high (default setting); therefore if left unconnected, the boost settings are controlled by the Boost Set pins (BST\_[0:2]). The range of boost settings provided enables the DS16EV5110 to address a wide range of transmission line path loss scenarios, enabling support for a variety of data rates and formats.

#### TABLE 2. EQ Boost Control Table

TABLE 2. LQ DOOSI CONTINUT TABLE								
Control Via	Control Via Pins	EQ Boost Setting						
SMBus	BST_2, BST_1,	at 825 MHz (dB)						
BC_2, BC_1,	BST_0							
BC_0	(FEB = 1)							
(FEB = 0)								
000	000	9						
001	001	14						
010	010	18						
011	011	21						
100	100	24						
101	101	26						
110	110	28						
111	111	30						

#### DEVICE STATE AND ENABLE CONTROL

The DS16EV5110 has an Enable feature which provides the ability to control device power consumption. This feature can be controlled either via the Enable Pin (EN Pin) or via the Enable Control Bit which is accessed through the SMBus port (see *Table 1* and *Table 3*). If Enable is activated, the data channels and clock channel are placed in the ACTIVE state and all device blocks function as described. The DS16EV5110 can also be placed in STANDBY mode to save power. In this mode only the control interface including the SMBus port as well as the clock channel signal detection circuit remain active.

TABLE 3	. Enable	and	Device	State	Control
---------	----------	-----	--------	-------	---------

Register 07[0] (SMBus)	EN Pin (CMOS)	Register 03[3] (EN Control) (SMBus)	Device State
0 : Disable	1	Х	ACTIVE
0 : Disable	0	Х	STANDBY
1 : Enable	Х	0	ACTIVE
1 : Enable	Х	1	STANDBY

#### **CLOCK CHANNEL**


The clock channel incorporates a limiting amplifier, a DC offset correction, and a TMDS driver (*Figure 3*).

#### **CLOCK CHANNEL SIGNAL DETECT**

The DS16EV5110 features a signal detect circuit on the clock channel. The status of the clock signal can be determined by either reading the Signal Detect bit (SD) in the SMBus registers (see *Table 1*) or by the state of the SD pin. A logical high indicates the presence of a signal that has exceeded a specified maximum threshold value (called SD\_ON). A logical low means that the clock signal has fallen below a minimum threshold value (called SD\_OFF). These values are programmed via the SMBus (*Table 1*). If not programmed via the SMBus, the minimum and maximum thresholds take on the default values for the minimum and maximum values as indicated in *Table 4*. The Signal Detect threshold values specified are DC peak-to-peak differential signals (positive signal minus negative signal) at the input of the device.

#### **TABLE 4. Clock Channel Signal Detect Threshold Values**

Bit 1	Bit 0	Minimum Threshold Register 06 (mV)	Maximum Threshold Register 05 (mV)
0	0	40 (Default)	70 (Default)
0	1	30	55
1	0	55	90
1	1	45	75



20216238

FIGURE 3. DS16EV5110 Clock Channel

#### **OUTPUT LEVEL CONTROL**

The output amplitude of the TMDS drivers for both the data channels and the clock channel can be controlled via the SM-Bus (see *Table 1*). The default output level is 1000mV p-p. The following Table presents the output level values supported:

#### **TABLE 5. Output Level Control Settings**

Bit 3	Bit 2	Output Level (mV)
0	0	540
0	1	770
1	0	1000 (default)
1	1	1200


#### AUTOMATIC ENABLE FEATURE

It may be desired for the DS16EV5110 to be configured to automatically enter STANDBY mode if no clock signal is present. This is implemented by connecting the Signal Detect (SD) pin to the external (CMOS) Enable (EN) pin. In order for this option to function properly, the FEB pin must be either tied high or not connected (the FEB pin is internally pulled high by default). If the clock signal applied to the clock channel input swings above the maximum level specified in the threshold register via the SMBus, then the SD pin is asserted high. If the SD pin is connected to the EN pin, this will enable the equalizer, limiting amplifier, and output buffer on the data channels as well as the limiting amplifier and output buffer on the clock channel (provided that the FEB pin is high); thus the DS16EV5110 will automatically enter the ACTIVE state. If the clock signal present falls below the minimum level specified in the threshold register, then the SD pin will be asserted low, causing the aforementioned blocks to be placed in the STANDBY state.

### **Application Information**

signal loss and degradation due to transmission through a length of shielded or unshielded cable.


The DS16EV5110 is used to recondition DVI/HDMI video signals or differential signals with similar characteristics after




#### FIGURE 4. DS16EV5110 Typical Use

#### **DVI 1.0 AND HDMI V1.2a APPLICATIONS**

A single DS16EV5110 can be used to implement cable extension solutions with various resolutions and screen refresh rates. The range of digital serial rates supported is between 250 Mbps and 1.65 Gbps. For applications requiring ultrahigh resolution for DVI applications (e.g., QXGA and WQX-GA), a "dual link" TMDS interface is required. This is easily configured by using two DS16EV5110 devices as shown in *Figure 5*.





#### HDMI V1.3 APPLICATION

The DS16EV5110 can reliably extend operation to distances greater than 20 meters of 28 AWG HDMI cable at 2.25 Gbps, thereby supporting HDMI v1.3 for 1080p HDTV resolution with 12-bit color depth. Please note that the Electrical Characteristics specified in this document have not been tested for and are not guaranteed for 2.25 Gbps operation.

#### DC COUPLED DATA PATHS AND DVI/HDMI COMPLIANCE

The DS16EV5110 is designed to support TMDS differential pairs with DC coupled transmission lines. It contains integrat-

ed termination resistors (50 $\Omega$ ), pulled up to VCC at the input stage, and open collector outputs for DVI / HDMI compliance.

# 28 AWG STP DVI / HDMI CABLES RECOMMENDED BOOST SETTINGS

The following table presents the recommended boost control settings for various data rates and cable lengths for 28 AWG DVI/HDMI compliant configurations:

#### TABLE 6. Boost Control Setting for STP Cables

Setting	Data Rate	28 AWG DVI / HDMI
0x04	750 Mbps	0–25m
0x04	1.65 Gbps	0–20m
0x06	750 Mbps	25m to greater than 30m
0x06	1.65 Gbps	20m to greater than 25m
0x03	2.25 Gbps	0–15m
0x06	2.25 Gbps	15m to greater than 20m

#### UTP (UNSHIELDED TWIST PAIRS) CABLES

The DS16EV5110 can be used to extend the length of UTP cables, such as CAT5, CAT5e and CAT6 to distances greater than 20 meters at 1.65 Gbps with < 0.13 UI of jitter. Please note that for non-standard DVI/HDMI cables, the user must ensure the clock-to-data channel skew requirements are met. Table 7 presents the recommended boost control settings for various data rates and cable lengths for UTP configurations:

Setting	Data Rate	CAT5 Cable
0x03	750 Mbps	0–25m
0x06	750 Mbps	25–45m
0x03	1.65 Gbps	Greater than 20m

#### CABLE SELECTION

At higher frequencies, longer cable lengths produce greater losses due to the skin effect. The quality of the cable with respect to conductor wire gauge and shielding heavily influences performance. Thicker conductors have lower signal degradation per unit length. In nearly all applications, the DS16EV5110 equalization can be set to 0x04, and equalize up to 22 dB skin effect loss for all input cable configurations at all data rates, without degrading signal integrity.

# PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS

The TMDS differential inputs and outputs must have a controlled differential impedance of  $100\Omega.$  It is preferable to route

TMDS lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Route the TMDS signals away from other signals and noise sources on the printed circuit board. All traces of TMDS differential inputs and outputs must be equal in length to minimize intra-pair skew.

See AN-1187 for additional information on LLP packages.


# **General Recommendations**

The DS16EV5110 is a high performance circuit capable of delivering excellent performance. Careful attention must be paid to the details associated with high speed design as well as providing a clean power supply. Refer to the LVDS Owner's Manual for more detailed information on high speed design tips as well as many other available resources available addressing signal integrity design issues.

#### POWER SUPPLY BYPASSING

Two approaches are recommended to insure that the DS16EV5110 is provided with an adequate power supply. First, the supply (VDD) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the VDD and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.01µF bypass capacitor should be connected to each VDD pin such that the capacitor is placed as close as possible to the DS16EV5110. Smaller body size capacitors can help facilitate proper component placement. Additionally, three capacitors with capacitance in the range of 2.2µF to 10µF should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic and should be placed as close as possible to the DS16EV5110.

# **Typical Performance Characteristics**






FIGURE 6. Un-equalized vs. Equalized Signal after 25m of 28 AWG DVI Cable at 1.65 Gbps (0x06 Setting)




FIGURE 7. Output Signal after 20m of CAT5 Cable at 1.65 Gbps (0x06 Setting)





FIGURE 8. Output Signal after 30m of 28 AWG DVI Cable at 750 Mbps (0x06 Setting)











FIGURE 10. Output Signal after 20m of 28 AWG HDMI Cable at 2.25 Gbps (0x06 Setting)









Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

 
 National Semiconductor Europe Customer Support Center

 Fax: +49 (0) 180-530-85-86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +49 (0) 870 24 0 2171

 Français Tel: +33 (0) 1 41 91 8790
 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560