

Description

The μPD71011 is a clock pulse generator/driver for the V20®/V30® microprocessors and their peripherals using NEC's high-speed CMOS technology.

Features


- CMOS technology
- Clock pulse generator/driver for μPD7108/70116 or other CMOS or NMOS CPUs and their peripherals
- 50% duty cycle
- Frequency source can be crystal or external clock input
- Reset signal with Schmitt-trigger circuit for CPU or peripherals
- Bus ready signal with two-bus system synchronization
- Clock synchronization with other μPD71011s
- Single +5-volt ±10% power supply
- Industrial temperature range: -40 to +85°C

Ordering Information

Part Number	Maximum Clockout Frequency	Package
μPD71011C-8	8 MHz	18-pin plastic DIP
C-10	10 MHz	
G-8	8 MHz	20-pin plastic SOP


Pin Configurations

18-Pin Plastic DIP



B3-000196A

20-Pin Plastic SOP



85ML-5187A

5a

V20 and V30 are registered trademarks of NEC Corporation

Pin Identification

Symbol	Function
CKSYN	Clock synchronization input
PRCLK	Peripheral clock output
REN1	Bus ready enable input 1
RDY1	Bus ready input 1
READY	Ready output
RDY2	Bus ready input 2
REN2	Bus ready enable input 2
CLK	Processor clock output
V _{SS}	Ground potential
RESET	Reset output
RESIN	Reset input
OSC	Oscillator output
F/X	External frequency source/crystal select input
EXFS	External frequency source input
RDYSYN	Ready synchronization select input
X2	Crystal input
X1	Crystal input
V _{DD}	+5-volt power supply
NC	No connection

PIN FUNCTIONS**X1, X2 (Crystal)**

When F/X is low, a crystal connected to X1 and X2 will be the frequency source for a CPU and its peripherals. The crystal frequency should be two times the frequency of CLK.

EXFS (External Frequency Source)

EXFS input is the external frequency input in the external TTL-frequency source mode (F/X high). A square TTL-level clock signal two times the frequency of CLK's output should be used for the source.

F/X (Frequency/Crystal Select)

F/X input selects whether an external TTL-type input or an external crystal input is the frequency source of the CLK output. When F/X is low, CLK is generated from the crystal connected to X1 and X2. When F/X is high, CLK is generated from an external TTL-level frequency input on the EXFS pin. At the same time, the internal oscillator circuit will go into stop mode and the OSC output will be high.

CLK (Processor Clock)

The CLK output supplies the CPU and its local bus peripherals' clocks. CLK is a 50-percent duty cycle clock of one-half the frequency of the external frequency source. The CLK output is +0.4 V higher than the other outputs.

PRCLK (Peripheral Clock)

The PRCLK output supplies a 50-percent duty cycle clock at one-half the frequency of CLK to drive peripheral devices.

OSC (Oscillator)

OSC outputs a signal at the same frequency as the crystal input. When EXFS is selected, the OSC output is powered down, and its output will be a high.

CKSYN (Clock Synchronization)

CKSYN synchronizes one μ PD71011 to other μ PD71011s. A high level at CKSYN resets the internal counter, and a low level enables it to count.

RESIN (Reset)

This Schmitt-trigger input generates the RESET output. It is used as a power-on reset.

RESET (Reset)

This output is a reset signal for the CPU. Reset timing is provided by the RESIN input to a Schmitt-trigger input gate and a flip-flop which will synchronize the reset timing to the falling edge of CLK. Power-on reset can be provided by a simple RC circuit on the RESIN input.

RDY1, RDY2 (Bus Ready)

A peripheral device sends RDY1 or RDY2 to signal that the data on the system bus has been received or is ready to be sent. REN1 and REN2 enable the RDY1 or RDY2 signals.

REN1, REN2 (Bus Ready Enable)

REN1 and REN2 qualify their respective RDY inputs.

RDYSYN (Ready Synchronization Select)

RDYSYN selects the mode of READY signal synchronization. A low-level signal makes the synchronization a two-step process. This is used when RDY1 and RDY2 inputs are not synchronized to CLK. A high-level signal makes synchronization a one-step process. This is used when RDY1 and RDY2 are synchronized to CLK. See block diagram.


READY (Ready)

The READY signal to the processor is synchronized by the RDY inputs to the processor CLK. READY is cleared after the RDY signal goes low and the guaranteed hold time of the processor has been met.

Crystal

The oscillator circuit of the μ PD71011 works with a parallel-resonant, fundamental mode, "AT cut" crystal connected to pins X1 and X2.

μ PD71011 Block Diagram




5a

Figure 1 shows the recommended circuit configuration. Capacitors C1 and C2 are required for frequency stability. The values of C1 and C2 (C1 = C2) can be calculated from the load capacitance (CL) specified by the crystal manufacturer.

$$C_L = \frac{C_1 \times C_2}{C_1 + C_2} + C_s$$

Where CS is any stray capacitance in parallel with the crystal, such as the μ PD71011 Input capacitance C_{IN} .

Figure 1. Crystal Configuration Circuit



83-000197B

5A - 3

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$; $V_{SS} = 0\text{ V}$

Power supply voltage, V_{DD}	-0.5 to + 7.0	V
Input voltage, V_I	-1.0 V to $V_{DD} + 1.0$	V
Output voltage, V_O	-0.5 V to $V_{DD} + 0.5$	V
Operating temperature, T_{OPT}	-40 to +85°C	
Storage temperature, T_{STG}	-65 to +150°C	
Power dissipation, P_D (DIP)	500 mW	
Power dissipation, P_D (SO package)	200 mW	

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance $T_A = 25^\circ\text{C}$; $V_{DD} = +5\text{ V}$

Parameter	Symbol	Min	Max	Unit	Conditions
Input capacitance	C_{IN}	12	pF	$f_C = 1\text{ MHz}$	

DC Characteristics $T_A = -40 \text{ to } +85^\circ\text{C}$; $V_{DD} = 5\text{ V} \pm 10\%$

Parameter	Symbol	Min	Max	Unit	Conditions
Input voltage, high	V_{IH}	2.2		V	
		2.6		V	RESIN input
Input voltage, low	V_{IL}	0.8		V	
Output voltage, high	V_{OH}	$V_{DD} - 0.4$		V	CLK output, $I_{OH} = -4\text{ mA}$
		$V_{DD} - 0.8$		V	$I_{OH} = -4\text{ mA}$
Output voltage, low	V_{OL}	0.45		V	$I_{OL} = 4\text{ mA}$
Input leakage current	I_{IN}	-1.0	1.0	μA	
		-400	1.0	μA	RDYSYN input
RESIN input hysteresis		0.20		V	
Power supply current (static)	I_{DD}			200	μA
Power supply current (dynamic)	I_{DDdyn}			30	mA $f_{in} = 20\text{ MHz}$

AC Characteristics $f_{OSC} = 10\text{ MHz}$; $T_A = -40 \text{ to } +85^\circ\text{C}$; $V_{DD} = +5\text{ V} \pm 10\%$ $f_{OSC} = 16\text{ MHz}$; $T_A = -10 \text{ to } +70^\circ\text{C}$; $V_{DD} = +5\text{ V} \pm 5\%$ $f_{OSC} = 20\text{ MHz}$; $T_A = -10 \text{ to } +70^\circ\text{C}$; $V_{DD} = +5\text{ V} \pm 5\%$

Parameter	Symbol	$\mu\text{PD71011}$		$\mu\text{PD71011-10}$		Conditions
		Min	Max	Min	Max	
<i>Clock Timing</i>						
EXFS input cycle time	t_{CYFS}	50		50		ns
EXFS pulse width, high	t_{PWFSH}	20		20		ns 2.2 V measurement point
EXFS pulse width, low	t_{PWFLS}	20		20		ns 0.8 V measurement point
OSC cycle time	t_{OSC}	8	20	8	20	MHz from EXFS
CKSYN pulse width	t_{PWCT}	$2t_{CYFS}$		$2t_{CYFS}$		ns
CKSYN setup time	t_{HFSCTK}	20		20		ns
CKSYN hold time	t_{SCTFS}	20		20		ns
CLK cycle time	t_{CYCK}	125		100		ns
CLK pulse width, high	t_{PWCKH}	80	41	ns		$3.0\text{ V}, f_{OSC} = 10\text{ MHz}, f_{OSC} = 20\text{ MHz}$
		50		ns		$3.0\text{ V}, f_{OSC} = 16\text{ MHz}$
CLK pulse width, low	t_{PWCKL}	90	49	ns		$1.5\text{ V}, f_{OSC} = 10\text{ MHz}, f_{OSC} = 20\text{ MHz}$
		60		ns		$1.5\text{ V}, f_{OSC} = 16\text{ MHz}$
CLK rise time	t_{LHCK}	10		5	ns	$1.5 \rightarrow 3.0\text{ V}, f_{OSC} = 10\text{ MHz}, f_{OSC} = 20\text{ MHz}$
		8		ns		$1.5 \rightarrow 3.0\text{ V}, f_{OSC} = 16\text{ MHz}$
CLK fall time	t_{HLCK}	10		5	ns	$3.0 \rightarrow 1.5\text{ V}, f_{OSC} = 10\text{ MHz}, f_{OSC} = 20\text{ MHz}$
		7		ns		$3.0 \rightarrow 1.5\text{ V}, f_{OSC} = 16\text{ MHz}$
OSC to CLK ↑ delay	t_{DCK}	2	30	2	30	ns CLK ↑
OSC to CLK ↓ delay	t_{DCK}	-6	28	-6	28	ns CLK ↓
PRCLK cycle time	t_{CYPRK}	250		200		ns


AC Characteristics (cont)

Parameter	Symbol	μ PD71011		μ PD71011-10		Unit	Conditions
		Min	Max	Min	Max		
Clock Timing (cont)							
PRCLK pulse width, high	t_{PWPRKH}	t_{CYCK} - 20		t_{CYCK} - 20		ns	
PRCLK pulse width, low	t_{PWPRKL}	t_{CYCK} - 20		t_{CYCK} - 20		ns	
PRCLK \uparrow delay from CLK \downarrow	t_{DPRKH}		22		22	ns	
PRCLK \downarrow delay from CLK \downarrow	t_{DPRKL}		22		22	ns	
Reset Timing							
RESIN setup to CLK \downarrow	t_{SRICK}	65		65		ns	
RESIN hold from CLK \downarrow	t_{HCKRI}	20		20		ns	
RESET delay from CLK \downarrow	t_{DCKRS}		40		20	ns	
Ready Timing ($RDYSYN = 'H'$)							
REN1, 2 setup to RDY1, 2	t_{SRERY}	15		15		ns	
REN1, 2 hold from CLK \downarrow	t_{HCKRE}	0		0		ns	
RDY1, 2 setup to CLK \downarrow	t_{SRYCK}	35		35		ns	$RDYSYN$ high
RDY1, 2 hold from CLK \downarrow	t_{HCKRY}	0		0		ns	
RDYSYN setup to CLK \downarrow	t_{SRYSCK}	50		50		ns	
RDYSYN hold from	t_{HCKRYS}	0		0		ns	
READY output delay from CLK \downarrow	t_{DCKRDY}		8		8	ns	READY \uparrow
			8		8	ns	READY \downarrow
Ready Timing ($RDYSYN = 'L'$)							
REN1, 2 setup to RDY1, 2	t_{SRERY}	15		15		ns	
REN1, 2 hold from CLK \downarrow	t_{HCKRE}	0		0		ns	
RDY1, 2 setup to CLK	t_{SRYCK}	35		35		ns	$RDYSYN$ low
RDY1, 2 hold from CLK \downarrow	t_{HCKRY}	0		0		ns	
RDYSYN setup to CLK \downarrow	t_{SRYSCK}	50		50		ns	
RDYSYN hold from CLK \downarrow	t_{HCKRYS}	0		0		ns	
READY output delay from CLK \downarrow	t_{DCKRDY}		8		8	ns	READY \uparrow
			8		8	ns	READY \downarrow
Output Pin Timing							
Rise time	t_{LH}		20		20	ns	0.8 \rightarrow 2.0 V
Fall time	t_{HL}		12		12	ns	2.0 \rightarrow 0.8 V


5a

Timing Waveforms


AC Test Input (except RESIN)




AC Test Output (CLK)




AC Test Output (except CLK)




Clock Output



Timing Waveforms (cont)**RESET Pin**

83-004050B

READY Pin ($RDYSYN = 'H'$)


5a

83-004051B


6A - 7

Timing Waveforms (cont)


READY Pin ($RDYSYN = 1$)




**Test Circuit for CLK High or Low Time
(in Crystal Oscillation Mode)**




**Test Circuit for CLK to READY
(in EXFS Oscillation Mode)**



**Test Circuit for CLK High or Low Time
(in EXFS Oscillation Mode)**



Loading Circuits



5a

**Test Circuit for CLK to READY
(in Crystal Oscillation Mode)**

