

# DS75451/2/3 Series Dual Peripheral Drivers

#### **General Description**


The DS7545X series of dual peripheral drivers is a family of versatile devices designed for use in systems that use TTL logic. Typical applications include high speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, bus drivers and memory drivers.

The DS75451, DS75452 and DS75453 are dual peripheral AND, NAND and NOR drivers, respectively, (positive logic) with the output of the logic gates internally connected to the bases of the NPN output transistors.


#### **Features**

- 300 mA output current capability
- High voltage outputs
- No output latch-up at 20V
- High speed switching
- Choice of logic function
- TTL compatible diode-clamped inputs
- Standard supply voltages
- Replaces TI "A" and "B" series

## Connection Diagrams (Dual-In-Line and Metal Can Packages)




<sup>\*</sup>See (Note 5) and Appendix E regarding S.O. package power dissipation constraints.



Top View
Order Number DS75452M or DS75452N

# Top View Order Number DS75451M or DS75451N

See NS Package Numbers M08A\* or N08E



\*See (Note 5) and Appendix E regarding S.O. package power dissipation constraints.

Top View
Order Number DS75453M or DS75453N
See NS Package Numbers M08A\* or N08E

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, (V <sub>CC</sub> ) (Note 2)	7.0V
Input Voltage	5.5V
Inter-Emitter Voltage (Note 3)	5.5V
Output Voltage (Note 4)	30V
Output Current (Note 5)	300 mA

Maximum Power (Note 5)
Dissipation<sup>†</sup> at 25°C

Molded DIP Package 957 mW SO Package 632 mW Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 4 sec.) 260°C

### **Operating Conditions**

	Min	Max	Units
Supply Voltage, (V <sub>CC</sub> )	4.75	5.25	V
Temperature, (T <sub>A</sub> )	0	+70	°C

†Derate molded package 7.7 mW/°C above 25°C, derate SO package 7.56 mW/°C above 25°C

#### **Electrical Characteristics**

(Notes 6, 7)

Symbol	Parameter	Conditions		Min	Тур	Max	Units		
V <sub>IH</sub>	High-Level Input Voltage	(Figure 7)	(Figure 7)			2			V
V <sub>IL</sub>	Low-Level Input Voltage							0.8	V
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min	$I_{I} = -12 \text{ mA}$					-1.5	V
V <sub>OL</sub>	Low-Level Output Voltage	V <sub>CC</sub> =	V <sub>IL</sub> = 0.8V	I <sub>OL</sub> = 100 mA	DS75451, DS75453		0.25	0.4	V
		Min,		I <sub>OL</sub> = 300 mA	DS75451, DS75453		0.5	0.7	V
		(Figure 7)	V <sub>IH</sub> = 2V	I <sub>OL</sub> = 100 mA	DS75452		0.25	0.4	V
				I <sub>OL</sub> = 300 mA	DS75452		0.5	0.7	V
I <sub>OH</sub>	High-Level Output Current	V <sub>CC</sub> =	V <sub>OH</sub> = 30V	V <sub>IH</sub> = 2V	DS75451, DS75453			100	μA
		(Figure 7)		V <sub>IL</sub> = 0.8V	DS75452			100	μA
l <sub>1</sub>	Input Current at Maximum Input Voltage	$V_{CC} = Max, V_1 = 5.5V, (Figure 9)$					1	mA	
I <sub>IH</sub>	High-Level Input Current	V <sub>CC</sub> = Ma	$V_{CC} = Max, V_1 = 2.4V, (Figure 9)$					40	μA
I <sub>IL</sub>	Low-Level Input Current	V <sub>CC</sub> = Ma	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V, (Figure 8)				-1	-1.6	mA
I <sub>CCH</sub>	Supply Current, Outputs	V <sub>CC</sub> =	V <sub>I</sub> = 5V		DS75451		7	11	mA
	High	Max, ( <i>Figure</i>	$V_I = 0V$		DS75452		11	14	mA
		10)	V <sub>I</sub> = 5V		DS75453		8	11	mA
I <sub>CCL</sub>	Supply Current, Outputs	V <sub>CC</sub> =	V <sub>I</sub> = 0V		DS75451		52	65	mA
	Low	Max, ( <i>Figure</i>	V <sub>I</sub> = 5V		DS75452		56	71	mA
		10)	V <sub>I</sub> = 0V		DS75453		54	68	mA

# **Switching Characteristics**

 $(V_{CC} = 5V, T_A = 25^{\circ}C)$ 

Symbol	Parameter	Conditions		Min	Тур	Max	Units
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High	$C_L = 15 \text{ pF}, R_L = 50\Omega,$	DS75451		18	25	ns
	Level Output	I <sub>O</sub> ≈ 200 mA, ( <i>Figure 14</i> )	DS75452		26	35	ns
			DS75453		18	25	ns
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low	$C_L = 15 \text{ pF}, R_L = 50\Omega,$	DS75451		18	25	ns
	Level Output	I <sub>O</sub> ≈ 200 mA, ( <i>Figure 14</i> )	DS75452		24	35	ns
			DS75453		16	25	ns
t <sub>TLH</sub>	Transition Time, Low-to-High Level Output	$C_L$ = 15 pF, $R_L$ = 50 $\Omega$ , $I_O$ ≈ 200 mA, (Figure 14)			5	8	ns
t <sub>THL</sub>	Transition Time, High-to-Low Level Output	$C_L$ = 15 pF, $R_L$ = 50 $\Omega$ , $I_O$ ≈ 200 mA, (Figure 14)			7	12	ns

### **Switching Characteristics** (Continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>OH</sub>	High-Level Output Voltage after Switching	$V_{\rm S} = 20V, I_{\rm O} \approx 300 \text{ mA}, (F_{\rm A})$	igure 15)	V <sub>S</sub> - 6.5			mV

- Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
- Note 2: Voltage values are with respect to network ground terminal unless otherwise specified.
- $\textbf{Note 3:} \ \ \textbf{The voltage between two emitters of a multiple-emitter transistor.}$
- Note 4: The maximum voltage which should be applied to any output when it is in the "OFF" state.
- Note 5: Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
- Note 6: Unless otherwise specified min/max limits apply across 0°C to +70°C range. All typicals are given for  $V_{CC}$  = +5V and  $T_A$  = 25°C.
- Note 7: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

#### Truth Tables (H = high level, L = low level)

#### DS75451

Α	В	Y		
L	L	L (ON State)		
L	Н	L (ON State)		
Н	L	L (ON State)		
Н	Н	H (OFF State)		


#### DS75452

Α	В	Υ	
L	L	H (OFF State)	
L	Н	H (OFF State)	
Н	L	H (OFF State)	
Н	Н	L (ON State)	


#### DS75453

Α	В	Υ	
L	L	L (ON State)	
L	Н	H (OFF State)	
Н	L	H (OFF State)	
Н	Н	H (OFF State)	


# **Schematic Diagrams**



Resistor values shown are nominal.




Resistor values shown are nominal.




Resistor values shown are nominal.

### **DC Test Circuits**




Both inputs is tested simultaneously.

FIGURE 1.  $V_{\rm IH}$ ,  $V_{\rm OL}$ 




Each input is tested separately.

FIGURE 2.  $V_{\rm IL}$ ,  $V_{\rm OH}$ 




Each input is tested separately.

FIGURE 3. V<sub>I</sub>, I<sub>IL</sub>




Each input is tested separately.

FIGURE 4.  $I_{\rm I},\,I_{\rm IH}$ 



Each input is tested separately.


FIGURE 5. I<sub>os</sub>



Both gates are tested simultaneously.

FIGURE 6.  $I_{CCH}$ ,  $I_{CCL}$ 


# DC Test Circuits (Continued)



Circuit	Input Under	Other	Output			
Circuit	Test	Input	Apply	Measure		
DS75451	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>OH</sub>	l <sub>OL</sub>		
	V <sub>IL</sub>	V <sub>cc</sub>	I <sub>OL</sub>	V <sub>OL</sub>		
DS75452	V <sub>IH</sub>	V <sub>IH</sub>	I <sub>OL</sub>	V <sub>OL</sub>		
	V <sub>IL</sub>	V <sub>cc</sub>	V <sub>OH</sub>	I <sub>OH</sub>		
DS75453	V <sub>IH</sub>	Gnd	V <sub>OH</sub>	I <sub>OH</sub>		
	V <sub>IL</sub>	V <sub>IL</sub>	I <sub>OL</sub>	V <sub>OH</sub>		

FIGURE 7.  $V_{IH}$ ,  $V_{IL}$ ,  $I_{OH}$ ,  $V_{OL}$ 


6



Note A: Each input is tested separately.


**Note B**: When testing DS75453 input not under test is grounded. For all other circuits it is at 4.5V.

FIGURE 8.  $V_{\rm I}, V_{\rm IL}$ 




Each input is tested separately.

FIGURE 9. I<sub>I</sub>, I<sub>IH</sub>



Both gates are tested simultaneously.


FIGURE 10.  $\rm I_{CCH}, \, I_{CCL}$  for AND, NAND Circuits



Both gates are tested simultaneously.

FIGURE 11.  $I_{CCH}$ ,  $I_{CCL}$  for OR, NOR Circuits


## **AC Test Circuits and Switching Time Waveforms**



Note 1: The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{OUT} \approx 50\Omega$ .

Note 2: C<sub>L</sub> includes probe and jig capacitance.

FIGURE 12. Propagation Delay Times, Each Gate



Note 1: The pulse generator has the following characteristics: duty cycle  $\leq$  1%,  $Z_{OUT}\approx50\Omega.$ 


Note 2: C<sub>L</sub> includes probe and jig capacitance.


FIGURE 13. Switching Times, Each Transistor

7 www.national.com

DS005824-27

# AC Test Circuits and Switching Time Waveforms (Continued)







Note 1: The The pulse generator has the following characteristics: PRR = 1.0 MHz,  $Z_{OUT} \approx 50\Omega$ .

Note 2: C<sub>L</sub> includes probe and jig capacitance.

FIGURE 14. Switching Times of Complete Drivers

# AC Test Circuits and Switching Time Waveforms (Continued)





Note 1: The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{OUT} \approx 50\Omega$ .

Note 2: C<sub>L</sub> includes probe and jig capacitance.

FIGURE 15. Latch-UP Test of Complete Drivers

# **Typical Performance Characteristics**





FIGURE 16. Transistor Collector-Emitter Saturation Voltage vs Collector Current

# **Typical Applications**



\*Optional keep-alive resistors maintain off-state lamp current at ≈ 10% to reduce surge current.

FIGURE 17. Dual Lamp or Relay Driver





FIGURE 18. Complementary Driver

1NPUT O TEST "0" DS75452 390 DS005824-48

FIGURE 19. TTL or DTL Positive Logic-Level Detector

10

# Typical Applications (Continued)



\*The two input resistors must be adjusted for the level of MOS input.

FIGURE 20. MOS Negative Logic-Level Detector

# Typical Applications (Continued)






FIGURE 21. Logic Signal Comparator




\*If inputs are unused, they should be connected to +5V through a 1k resistor.




Low output occurs only when inputs are low simultaneously.


FIGURE 22. In-Phase Detector

### Physical Dimensions inches (millimeters) unless otherwise noted





SO Package (M)
Order Number DS75451M, DS75452M, DS75453M
NS Package Number M08A



Molded Dual-In-Line Package (N)
Order Number DS75451N, DS75452N, DS75453N
NS Package Number N08E

#### **Notes**

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.