

# DS2482-800 Eight-Channel 1-Wire Master

#### www.maxim-ic.com


# **GENERAL DESCRIPTION**

The DS2482-800 is an I<sup>2</sup>C to 1-Wire<sup>®</sup> bridge device that interfaces directly to standard (100kHz max) or fast (400kHz max) I2C masters to perform bidirectional protocol conversion between the I2C master and any downstream 1-Wire slave devices. Relative to any attached 1-Wire slave device, the DS2482-800 is a 1-Wire master. Internal factorytrimmed timers relieve the system host processor from generating time-critical 1-Wire waveforms, supporting both standard and Overdrive 1-Wire communication speeds. To optimize waveform generation, the DS2482-800 performs slew-rate control on rising and falling 1-Wire edges and has a programmable feature to mask the fast presence pulse edge that some 1-Wire slave devices can generate. Programmable strong pullup features support 1-Wire power delivery to 1-Wire devices such as EEPROMs and sensors. The DS2482-800 combines these features with eight independent 1-Wire I/O channels. The I<sup>2</sup>C slave address assignment is controlled by three binary address inputs, resolving potential conflicts with other I2C slave devices in the system.

## **APPLICATIONS**

- Wireless Base Stations
- Central Office Switches
- PBXs
- Rack-Based Servers
- Medical Clinical Diagnostic Equipment

# TYPICAL OPERATING CIRCUIT



1-Wire is a registered trademark of Maxim Integrated Products, Inc.

## **FEATURES**


- I<sup>2</sup>C Host Interface, Supports 100kHz and 400kHz
   I<sup>2</sup>C Communication Speeds
- 1-Wire Master I/O with Selectable Active or Passive 1-Wire Pullup
- Provides Reset/Presence, 8-Bit, Single-Bit, and Three-Bit 1-Wire I/O Sequences
- Eight Channels of Independently Operated 1-Wire I/O
- Standard and Overdrive 1-Wire Communication Speeds
- Slew Controlled 1-Wire Edges
- Supports Low-Impedance 1-Wire Strong Pullup for EEPROMs, Temp Sensors, or Other 1-Wire Slaves That Have Momentary High Current Modes
- Three Address Inputs for I<sup>2</sup>C Address Assignment
- Wide Operating Range: 2.9V to 5.5V, -40°C to +85°C
- 16-Pin SO Package (150 mil)

## ORDERING INFORMATION

	-	
PART	TEMP RANGE	PIN-PACKAGE
DS2482S-800+	-40 to +85°C	16 SO (150 mil )
DS2482S-800+T&R	-40 to +85°C	16 SO (150 mil )

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package. T&R = Tape and reel.

# PIN CONFIGURATION



**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <a href="https://www.maxim-ic.com/errata">www.maxim-ic.com/errata</a>.

# **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Pin Relative to Ground Maximum Current Into Any Pin Operating Temperature Range Junction Temperature Storage Temperature Range Soldering Temperature -0.5V, +6V ±20mA -40°C to +85°C +150°C -55°C to +125°C See IPC/JEDEC J-STD-020A

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device.

# **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 2.9V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V mA V V Ω V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	mA V V Ω V	
1-Wire Input High $V_{IH1}$ $V_{I$	V V Ω V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V Ω V	
1-Wire Input Low $V_{IL1}$ 3.3V (Notes 2, 3) 0.75    1-Wire Weak Pullup Resistor $R_{WPU}$ (Note 4) 800 1675    1-Wire Output Low $V_{OL1}$ At 4mA load 0.4    Active Pullup On Time $t_{APUOT}$ Standard (Notes 4, 16) 0.4 0.5 0.6    Strong Pullup Voltage Drop $\Delta V_{STRPIJ}$ $V_{CC} ≥ 3.2V, 1.5mA$ load 0.3	V Ω V	
1-Wire Input Low $V_{IL1}$ 5V (Notes 2, 3) 1.0 1.0 1-Wire Weak Pullup Resistor $R_{WPU}$ (Note 4) 800 1675 1-Wire Output Low $V_{OL1}$ At 4mA load 0.4 Active Pullup On Time $t_{APUOT}$ Standard (Notes 4, 16) 2.3 2.5 2.7 Overdrive (Notes 4, 16) 0.4 0.5 0.6 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	Ω V	
1-Wire Weak Pullup Resistor $R_{WPU}$ (Note 4) 800 1675  1-Wire Output Low $V_{OL1}$ At 4mA load 0.4  Active Pullup On Time $t_{APUOT}$ Standard (Notes 4, 16) 2.3 2.5 2.7  Overdrive (Notes 4, 16) 0.4 0.5 0.6  Strong Pullup Voltage Drop $\Delta V_{STRPIJ}$ $V_{CC} \geq 3.2V$ , 1.5mA load 0.3	Ω V	
1-Wire Output Low $V_{OL1}$ At 4mA load $0.4$ Active Pullup On Time $ t_{APUOT}                                    $	V	
Active Pullup On Time $ t_{\text{APUOT}} \qquad \begin{array}{c} \text{Standard (Notes 4, 16)} & 2.3 & 2.5 & 2.7 \\ \hline \text{Overdrive (Notes 4, 16)} & 0.4 & 0.5 & 0.6 \\ \hline \\ \text{Strong Pullup Voltage Drop} & \Delta V_{\text{STRPU}} & \\ \hline \end{array} $	<u> </u>	
Active Pullup On Time $t_{APUOT}$ Overdrive (Notes 4, 16) 0.4 0.5 0.6 Strong Pullup Voltage Drop $\Delta V_{STRPIJ}$ $V_{CC} \geq 3.2V, 1.5 mA load$ 0.3	us	
Strong Pullup Voltage Drop $\Delta V_{STRPU}$	นอ	
Strong Pullup Voltage Drop $\Delta V_{STRPLI}$		
V <sub>CC</sub> $\geq$ 5.2 V, 3mA load 0.5	V	
	V	
3.3V Pulldown Slew Rate Standard (3.3V ±10%) 1 4.2	\//	
(Note 6) PD <sub>SRC</sub>   Standard (3.3V ±10%)   1   4.2	V/µs	
5V Pulldown Slew Rate Standard (5.0V ±10%) 2 6.5	V/µs	
(Note 6) $PD_{SRC} = \frac{Standard (5.0V \pm 10\%)}{Overdrive (5.0V \pm 10\%)} = \frac{2}{10} = \frac{0.5}{10}$		
3.3V Pullup Slew Rate (Note 6) PU <sub>SRC</sub> Standard (3.3V ±10%) 0.8 4	V/ue	
Overdrive (3.3V ±10%) 2.7 20	V/µs	
5V Pullup Slew Rate (Note 6) PU <sub>SRC</sub> Standard $(5.0V \pm 10\%)$ 1.3 6	V/µs	
Overdrive (5.0V ±10%) 3.4 31	V/μS	
Power-On Reset Trip Point V <sub>POR</sub> 2.2	V	
1-Wire TIMING (Note 15) See Figures 4, 5, and 6		
Write 1/Dood Law Time Standard 7.6 8 8.4		
Write 1/Read Low Time t <sub>W1L</sub> Overdrive 0.9 1 1.1	μs	
Read Sample Time Standard 13.3 14 15		
Read Sample Time t <sub>MSR</sub> Overdrive 1.4 1.5 1.8	μs	
1-Wire Time Slot	μs	
Overdrive 9.9 10.5 11.0	μυ	
Fall Time High-to-Low at 3.3V to 0V (Note 5) 0.54 3.0	·	
Standard Speed (Note 6) 5.0V to 0V (Note 5) 0.55 2.2		
Fall Time High-to-Low at		
Overdrive Speed (Note 6) 5.0V to 0V (Note 5) 0.09 0.44	μs	

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Mrita O.L. av. Time		Standard	60	64	68	
Write 0 Low Time	$t_WOL$	Overdrive	7.1	7.5	7.9	μs
	_	Standard	5.0	5.3	5.6	
Write 0 Recovery Time	$t_{REC0}$	Overdrive	2.8	3.0	3.2	μs
		Standard	570	600	630	
Reset Low Time	$t_{RSTL}$	Overdrive	68.4	72	75.6	μs
		Standard	66.5	70	73.5	
Presence-Detect Sample Time	$t_{MSP}$					μs
		Overdrive	7.1	7.5	7.9	
Sampling for Short and	t <sub>SI</sub>	Standard	7.6	8	8.4	μs
Interrupt	-01	Overdrive	0.7	0.75	8.0	, ,
Reset High Time	t <sub>RSTH</sub>	Standard	554.8	584	613.2	μs
Neset riigii riirie	<b>L</b> RSTH	Overdrive	70.3	74	77.7	μδ
I <sup>2</sup> C-Pins (Note 7) See Figure 9						
		V <sub>CC</sub> = 2.9V to 3.7V			0.25 ×	
LOW Level Input Voltage	$V_{IL}$	V <sub>CC</sub> = 2.9V to 3.7V	-0.5		$V_{CC}$	<sub>V</sub>
Love Love input voltage	V IL	$V_{CC} = 4.5V \text{ to } 5.5V$	0.0		0.22 ×	•
		100 1101 10 0101	0.7		V <sub>CC</sub>	
HIGH Level Input Voltage	$V_{IH}$		0.7 × V <sub>CC</sub>		V <sub>CC</sub> + 0.5V	V
Hysteresis of Schmitt Trigger			0.05 ×		0.5 v	
Inputs	$V_{hys}$		V <sub>CC</sub>			V
LOW Level Output Voltage at	\/				0.4	V
3mA Sink Current	V <sub>OL</sub>				0.4	V
Output Fall Time from V <sub>Ihmin</sub> to						
V <sub>ILmax</sub> with a Bus Capacitance	$t_{of}$		60		250	ns
from 10pF to 400pF  Pulse Width of Spikes that are						
Suppressed by the Input Filter	$t_{SP}$	SDA and SCL pins only			50	ns
Input Current Each I/O Pin with						
an Input Voltage Between	l <sub>i</sub>	(Notes 8, 9)	-10		10	μA
0.1V <sub>CCmax</sub> and 0.9V <sub>CCmax</sub>		, i				-
Input Capacitance	C <sub>i</sub>	(Note 8)			10	pF
SCL Clock Frequency	f <sub>SCL</sub>		0		400	kHz
Hold Time (Repeated) START	4		0.0			
Condition. After this Period, the First Clock Pulse is Generated.	t <sub>HD:STA</sub>		0.6			μs
LOW Period of the SCL Clock	t <sub>LOW</sub>		1.3			μs
HIGH Period of the SCL Clock	t <sub>HIGH</sub>		0.6			μs
Setup Time for a Repeated						
START Condition	t <sub>su:sta</sub>		0.6			μs
Data Hold Time	t <sub>HD:DAT</sub>	(Notes 10, 11)			0.9	μs
Data Setup Time	t <sub>SU:DAT</sub>	(Note 12)	250			ns
Setup Time for STOP Condition	t <sub>su:sto</sub>		0.6			μs
Bus Free Time Between a	t <sub>BUF</sub>		1.3			μs
STOP and START Condition Capacitive Load for Each Bus	20.					'
Line	$C_b$	(Note 13)			400	pF
Oscillator Warm-Up Time	t <sub>OSCWUP</sub>	(Note 14)			100	μs

- **Note 1:** Operating current with 1-Wire write byte sequence followed by continuous Read of Status Register at 400KHz in Overdrive.
- **Note 2:** With standard speed the total capacitive load of the 1-Wire bus should not exceed 1nF, otherwise the passive pullup on threshold V<sub>IL1</sub> may not be reached in the available time. With Overdrive speed the capacitive load on the 1-Wire bus must not exceed 300pF.
- **Note 3:** Active pullup guaranteed to turn on between V<sub>IL1MAX</sub> and V<sub>IH1MIN</sub>.
- **Note 4:** Active or resistive pullup choice is configurable.
- **Note 5:** Fall time high to low ( $t_{E1}$ ) is derived from PD<sub>SRC</sub>, referenced from  $0.9 \times V_{CC}$  to  $0.1 \times V_{CC}$ .
- **Note 6:** These values apply at full load, i. e., 1nF at standard speed and 0.3nF at Overdrive speed. For reduced load, the pulldown slew rate is slightly faster.
- **Note 7:** All I<sup>2</sup>C timing values are referred to  $V_{IHmin}$  and  $V_{ILmax}$  levels.
- **Note 8:** Applies to SDA, SCL, and AD0, AD1, AD2.
- Note 9: I/O pins of the DS2482 do not obstruct the SDA and SCL lines if V<sub>CC</sub> is switched off.
- **Note 10:** The DS2482 provides a hold time of at least 300ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- **Note 11:** The maximum t<sub>HD</sub>:<sub>DAT</sub> has only to be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.
- Note 12: A Fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement t<sub>SU:DAT</sub> ≥250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + t<sub>SU:DAT</sub> = 1000 + 250 = 1250ns (according to the standard-mode I²C-bus specification) before the SCL line is released.
- **Note 13:** C<sub>B</sub> = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times according to I<sup>2</sup>C-Bus Specification v2.1 are allowed.
- **Note 14:** I<sup>2</sup>C communication should not take place for the max t<sub>OSCWUP</sub> time following a power-on reset.
- **Note 15:** Except for  $t_{F1}$ , all 1-Wire timing specifications and  $t_{APUOT}$  are derived from the same timing circuit. Therefore, if one of these parameters is found to be off the typical value, it is safe to assume that all of these parameters deviate from their typical value in the same direction and by the same degree.

# PIN DESCRIPTION

PIN	NAME	FUNCTION
1	IO3	IO Driver for 1-Wire Line #3
2	SCL	I <sup>2</sup> C Serial Clock Input; must be tied to V <sub>CC</sub> through a pullup resistor.
3	SDA	I <sup>2</sup> C Serial Data Input/Output; must be tied to V <sub>CC</sub> through a pullup resistor.
4	$V_{CC}$	Power Supply Input
5	NC	Not Connected
6	AD2	I <sup>2</sup> C Address Inputs; must be tied to V <sub>CC</sub> or GND. These inputs determine the I <sup>2</sup> C slave
7	AD1	address of the device, see Figure 8.
8	AD0	address of the device, see righte o.
9	107	IO Driver for 1-Wire Line #7
10	106	IO Driver for 1-Wire Line #6
11	105	IO Driver for 1-Wire Line #5
12	104	IO Driver for 1-Wire Line #4
13	GND	Ground Reference
14	100	IO Driver for 1-Wire Line #0
15	IO1	IO Driver for 1-Wire Line #1
16	102	IO Driver for 1-Wire Line #2

Line 100 **XCVR** Line T-Time OSC 101 **XCVR** Line Config 102 **XCVR** Register I/O Controller Line 103 **XCVR** Channel I<sup>2</sup>C SDA Select Interface Line Status SCL 104 Controller **XCVR** Register Read Data Line Register AD0 105 **XCVR** AD1 AD2 Line **►** 106 **XCVR** Line 107 XCVR

Figure 1. Block Diagram

#### DETAILED DESCRIPTION

The DS2482-800 is a self-timed 8-channel 1-Wire master, which supports advanced 1-Wire waveform features including standard and Overdrive speeds, active pullup, and strong pullup for power delivery. Once supplied with command and data, the I/O controller of the DS2482 performs time-critical 1-Wire communication functions such as reset/presence detect cycle, read-byte, write-byte, single-bit R/W and triplet for ROM Search, without requiring interaction with the host processor. The host obtains feedback (completion of a 1-Wire function, presence pulse, 1-Wire short, search direction taken) through the Status Register and data through the Read Data register. The DS2482 communicates with a host processor through its I²C bus interface in standard-mode or in fast-mode. The logic state of three address pins (2 address pins with the 1-channel version) determines the I²C slave address of the DS2482, allowing up to 8 devices operating on the same bus segment without requiring a hub.

#### **DEVICE REGISTERS**

The DS2482 has four registers that the I<sup>2</sup>C host can read: Channel Selection, Configuration, Status, and Read Data. These registers are addressed by a read pointer. The position of the read pointer, i.e., the register that the host will read in a subsequent read access, is defined by the instruction that the has DS2482 executed last. The host has read and write access to the Channel Selection and Configuration Registers to select one of several 1-Wire channels and to enable certain 1-Wire features.

# **Channel Selection Register**

The content of the Channel Selection Register specifies which of the channels is selected and will be the target of subsequent 1-Wire communication commands. The DS2482-800 supports eight 1-Wire communication channels IO0 to IO7. Only one of these channels can be active/selected at any time. Once selected, a 1-Wire channel remains selected until a different channel is selected through the **Channel Select command** or by initiating a device reset. After a device reset (power-up cycle or initiated by the Device Reset command) the IO0 channel is selected.

# **Configuration Register**

The DS2482 supports allows three 1-Wire features that are enabled or selected through the Configuration Register. These features are:

- Active Pullup (APU)
- Strong Pullup (SPU)
- 1-Wire Speed (1WS)

These features can be selected in any combination. They apply equally to all 1-Wire channels. While APU, PPM and 1WS maintain their state, SPU returns to its inactive state as soon as the strong pullup has ended.

## **Configuration Register Bit Assignment**

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1WS	SPU	1	APU	1WS	SPU	0	APU


After a device reset (power-up cycle or initiated by the Device Reset command) the Configuration Register reads 00h. When writing to the Configuration Register, the new data is accepted only if the upper nibble (bits 7 to 4) is the one's complement of the lower nibble (bits 3 to 0). When read, the upper nibble is always 0h.

#### **Active Pullup (APU)**

The APU bit controls whether an active pullup (controlled slew-rate transistor) or a passive pullup ( $R_{WPU}$  resistor) will be used to drive a 1-Wire line from low to high. When APU = 0, active pullup is disabled (resistor mode). Active Pullup should always be selected unless there is only a single slave on the 1-Wire line. **The active pullup does not apply to the rising edge of a presence pulse or a recovery after a short on the 1-Wire line.** 

The circuit that controls rising edges (Figure 2) operates as follows: At t1 the pulldown (from DS2482 or 1-Wire slave) ends. From this point on the 1-Wire bus is pulled high through  $R_{WPU}$  internal to the DS2482.  $V_{CC}$  and the capacitive load of the 1-Wire line determine the slope. In case that active pullup is disabled (APU = 0), the resistive pullup continues, as represented by the solid line. With active pullup enabled (APU = 1), when at t2 the voltage has reached a level between  $V_{IL1max}$  and  $V_{IH1min}$ , the DS2482 actively pulls the 1-Wire line high applying a controlled slew rate, as represented by the dashed line. The active pullup continues until  $t_{APUOT}$  is expired at t3. From that time on the resistive pullup will continue.

Figure 2. Rising Edge Pullup




# Strong Pullup (SPU)

The SPU bit controls whether the DS2482 applies a low-impedance pullup to  $V_{\text{CC}}$  on the 1-Wire line after the last bit of either a **1-Wire Write Byte** command or after a **1-Wire Single Bit** command has completed. The strong pullup feature is commonly used with 1-Wire EEPROM devices when copying scratchpad data to the main memory or when performing a SHA-1 computation, and with parasitically powered temperature sensors or A-to-D converters. The respective device data sheets specify the location in the communications protocol after which the strong pullup should be applied. The SPU bit in the configuration register of the DS2482 must be set immediately prior to issuing the command that puts the 1-Wire device into the state where it needs the extra power.

If SPU is 1, the DS2482 applies **active pullup** to the rising edge of the time slot in which the strong pullup starts, regardless of the APU bit setting. However, in contrast to setting APU = 1 for active pullup, the low-impedance pullup will not end after  $t_{APUOT}$  is expired. Instead, as shown in Figure 3, the low-impedance pullup remains active until: a) the next 1-Wire communication command (the typical case), b) by writing to the Configuration Register with the SPU bit being 0 (alternative), or c) by issuing the Device Reset command. Additionally, when the pullup ends, the SPU bit is automatically reset to 0. Using the strong pullup does not change the state of the APU bit in the Configuration Register.

Figure 3. Low-Impedance Pullup Timing



# 1-Wire Speed (1WS)

The 1WS bit determines the timing of any 1-Wire communication generated by the DS2482. All 1-Wire slave devices support standard speed (1WS = 0), where the transfer of a single bit ( $t_{SLOT}$  in Figure 3) is completed within 65µs. Many 1-Wire device can also communicate at a higher data rate, called Overdrive speed. To change from standard to Overdrive speed, a 1-Wire device needs to receive an Overdrive Skip ROM or Overdrive Match ROM command, as explained in the device data sheets. The change in speed occurs immediately after the 1-Wire device has received the speed-changing command code. The DS2482 must take part in this speed change to stay synchronized. This is accomplished by writing to the Configuration Register with the 1WS bit being 1 **immediately after** the 1-Wire Byte command that changes the speed of a 1-Wire device. Writing to the Configuration Register with the 1WS bit being 0 followed by a 1-Wire Reset command changes the DS2482 and any 1-Wire devices on the active 1-Wire line back to standard speed.

## **Status Register**

The read-only Status Register is the general means for the DS2482 to report bit-type data from the 1-Wire side, 1-Wire busy status and its own reset status to the host processor. All 1-Wire communication commands and the Device Reset command position the read pointer at the Status Register for the host processor to read with minimal protocol overhead. Status information is updated during the execution of certain commands only. Details are given in the description of the various status bits below.

## **Status Register Bit Assignment**

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DIR	TSB	SBR	RST	LL	SD	PPD	1WB

#### 1-Wire Busy (1WB)

The 1WB bit reports to the host processor whether the 1-Wire line is busy. During 1-Wire communication 1WB is 1; once the command is completed, 1WB returns to its default 0. Details on when 1WB changes state and for how long it remains at 1 are found in the *Function Commands* section.

#### Presence Pulse Detect (PPD)

The PPD bit is updated with every 1-Wire Reset command. If the DS2482 detects a presence pulse from a 1-Wire device at  $t_{MSP}$  during the Presence Detect cycle, the PPD bit will be set to 1. This bit will return to its default 0 if there is no presence pulse or if the 1-Wire line is shorted during a subsequent 1-Wire Reset command.

# **Short Detected (SD)**

The SD bit is updated with every 1-Wire Reset command. If the DS2482 detects a logic 0 on the 1-Wire line at  $t_{\rm SI}$  during the Presence Detect cycle, the SD bit will be set to 1. This bit will return to its default 0 with a subsequent 1-Wire Reset command provided that the short has been removed. If SD is 1, PPD will be 0. The DS2482 cannot distinguish between a short and a DS1994 or DS2404 signaling a 1-Wire interrupt. For this reason, if a DS2404/DS1994 is used in the application, the interrupt function must be disabled. The interrupt signaling is explained in the respective device data sheets.

#### Logic Level (LL)

The LL bit reports the logic state of the active 1-Wire line without initiating any 1-Wire communication. The 1-Wire line is sampled for this purpose every time the Status Register is read. The sampling and updating of the LL bit takes place when the host processor has addressed the DS2482 in read mode (during the acknowledge cycle), provided that the Read Pointer is positioned at the Status Register.

# **Device Reset (RST)**

If the RST bit is 1, the DS2482 has performed an internal reset cycle, either caused by a power-on reset or from executing the Device Reset command. The RST bit is cleared automatically when the DS2482 executes a Write Configuration command to restore the selection of the desired 1-Wire features.

# Single Bit Result (SBR)

The SBR bit reports the logic state of the active 1-Wire line sampled at  $t_{MSR}$  of a 1-Wire Single Bit command or the first bit of a 1-Wire Triplet command. The power-on default of SBR is 0. If the 1-Wire Single Bit command sends a 0-bit, SBR should be 0. With a 1-Wire Triplet command, SBR could be 0 as well as 1, depending on the response of the 1-Wire devices connected. The same result applies to a 1-Wire Single Bit command that sends a 1-bit.

# **Triplet Second Bit (TSB)**

The TSB bit reports the logic state of the active 1-Wire line sampled at  $t_{MSR}$  of the second bit of a 1-Wire Triplet command. The power-on default of TSB is 0. This bit is updated only with a 1-Wire Triplet command and has no function with other commands.

# **Branch Direction Taken (DIR)**

Whenever a 1-Write Triplet command is executed, this bit reports to the host processor the search direction that was chosen by the 3rd bit of the triplet. The power-on default of DIR is 0. This bit is updated only with a 1-Wire Triplet command and has no function with other commands. For additional information see the description of the 1-Wire Triplet command and the Dallas Application Note 187, "1-Wire Search Algorithm".

#### **FUNCTION COMMANDS**

The DS2482 understands 9 function commands, which fall into four categories: device control, I<sup>2</sup>C communication, 1-Wire setup and 1-Wire communication. The feedback path to the host is controlled by a read pointer, which is set automatically by each function command for the host to efficiently access relevant information. The host processor sends these commands and applicable parameters as strings of one or two bytes using the I<sup>2</sup>C interface. The I<sup>2</sup>C protocol requires that each byte be acknowledged by the receiving party to confirm acceptance or not be acknowledged to indicate an error condition (invalid code or parameter) or to end the communication. Details of the I<sup>2</sup>C protocol including acknowledge are found in the I<sup>2</sup>C interface description of this document.

#### **Device Reset**

Command Code	F0h
Command Parameter	None
Description	Performs a global reset of device state machine logic, which in turn selects IO0 as the active 1-Wire channel.  Terminates any ongoing 1-Wire communication.
Typical Use	Device initialization after power-up; re-initialization (reset) as desired.
Restriction	None (can be executed at any time)
Error Response	None
Command Duration	Maximum 525ns, counted from falling SCL edge of the command code acknowledge bit.
1-Wire Activity	Ends maximum 262.5ns after the falling SCL edge of the command code acknowledge bit.
Read Pointer Position	Status Register (for busy polling)
Status Bits Affected	RST set to 1, 1WB, PPD, SD, SBR, TSB, DIR set to 0
Configuration Bits Affected	1WS, APU, SPU set to 0

# **Set Read Pointer**

Command Code	E1h
Command Parameter	Pointer Code
Description	Sets the read pointer to the specified register. Overwrites the read pointer position of any 1-Wire communication command in progress.
Typical Use	To prepare reading the result from a 1-Wire Byte command; random read access of registers.
Restriction	None (can be executed at any time)
Error Response	If the pointer code is not valid, the pointer code will not be acknowledged and the command will be ignored.
Command Duration  None; the read pointer is updated on the rising SCL edge of the pool code acknowledge bit.	
1-Wire Activity	Not Affected
Read Pointer Position	As Specified by the Pointer Code
Status Bits Affected	None
Configuration Bits Affected	None

# **Valid Pointer Codes**

Register Selection	Code
Status Register	F0h
Read Data Register	E1h
Channel Selection Register	D2h
Configuration Register	C3h

# **Write Configuration**

Command Code	D2h
Command Parameter	Configuration Byte
Description	Writes a new configuration byte. The new settings take effect immediately. <b>NOTE:</b> When writing to the Configuration Register, the new data is accepted only if the upper nibble (bits 7 to 4) is the one's complement of the lower nibble (bits 3 to 0). When read, the upper nibble is always 0h.
Typical Use	Defining the features for subsequent 1-Wire communication.
Restriction	1-Wire activity must have ended before the DS2482 can process this command.
Error Response	Command code and parameter will not be acknowledged if 1WB = 1 at the time the command code is received and the command will be ignored.
Command Duration	None; the configuration register is updated on the rising SCL edge of the configuration byte acknowledge bit.
1-Wire Activity	None
Read Pointer Position	Configuration Register (to verify write)
Status Bits Affected	RST set to 0
Configuration Bits Affected	1WS, SPU, APU updated


# **Channel Select**

Command Code	C3h
Command Parameter	Selection Code
Description	Sets the 1-Wire IO channel for subsequent 1-Wire communication commands. <b>NOTE:</b> The selection code read back is different from the code written. See the table below for the respective values.
Typical Use	Selecting a 1-Wire IO channel other that IO0; randomly selecting one of the available 1-Wire IO channels.
Restriction	1-Wire activity must have ended before the DS2482 can process this command.
Error Response	Command code and parameter will not be acknowledged if 1WB = 1 at the time the command code is received and the command will be ignored. If the selection code is not valid, the selection code will not be acknowledged and the command will be ignored.
Command Duration	None; the channel selection register is updated on the rising SCL edge of the selection code acknowledge bit.
1-Wire Activity	None
Read Pointer Position	Channel Selection Register (to verify write)
Status Bits Affected	None
Configuration Bits Affected	None

# **Valid Channel Selection Codes**

Channel Selection	Code (to be written)	Code (read back)
Channel IO0 (default)	F0h	B8h
Channel IO1	E1h	B1h
Channel IO2	D2h	AAh
Channel IO3	C3h	A3h
Channel IO4	B4h	9Ch
Channel IO5	A5h	95h
Channel IO6	96h	8Eh
Channel IO7	87h	87h

Figure 4. 1-Wire Reset/Presence Detect Cycle



# 1-Wire Reset

Command Code	B4h
Command Parameter	None
Description	Generates a 1-Wire Reset/Presence Detect cycle (Figure 4) at the selected IO channel. The state of the 1-Wire line is sampled at $t_{\rm SI}$ and $t_{\rm MSP}$ and the result is reported to the host processor through the status register, bits PPD and SD.
Typical Use	To initiate or end any 1-Wire communication sequence.
Restriction	1-Wire activity must have ended before the DS2482 can process this command.
Error Response	Command code will not be acknowledged if 1WB = 1 at the time the command code is received and the command will be ignored.
<b>Command Duration</b>	$t_{RSTL}$ + $t_{RSTH}$ + maximum 262.5ns, counted from the falling SCL edge of the command code acknowledge bit.
1-Wire Activity	Begins maximum 262.5ns after the falling SCL edge of the command code acknowledge bit.
Read Pointer Position	Status Register (for busy polling)
Status Bits Affected	1WB (set to 1 for $t_{RSTL}$ + $t_{RSTH}$ ), PPD is updated at $t_{RSTL}$ + $t_{MSP}$ , SD is updated at $t_{RSTL}$ + $t_{SI}$
Configuration Bits Affected	1WS, APU apply

# 1-Wire Single Bit

Command Code	87h
Command Parameter	Bit Byte
Description	Generates a single 1-Wire time slot with a bit value 'V' as specified by the bit byte at the selected 1-Wire IO channel. A 'V' value of 0b will generate a write-zero time slot (Figure 5), a value of 1b will generate a write one slot, which also functions as a read data time slot (Figure 6). In either case the logic level at the 1-Wire line is tested at t <sub>MSR</sub> and SBR is updated.
Typical Use	To perform single bit writes or reads on a 1-Wire IO channel when single bit communication is necessary (the exception).
Restriction	1-Wire activity must have ended before the DS2482 can process this command.
Error Response	Command code and bit byte will not be acknowledged if 1WB = 1 at the time the command code is received and the command will be ignored.
Command Duration	t <sub>SLOT</sub> + maximum 262.5ns, counted from the falling SCL edge of the first bit (MS bit) of the bit byte.
1-Wire Activity	Begins maximum 262.5ns after the falling SCL edge of the MS bit of the bit byte.
Read Pointer Position	Status Register (for busy polling and data reading)
Status Bits Affected	1WB (set to 1 for $t_{SLOT}$ ) SBR is updated at $t_{MSR}$ DIR (may change its state)
Configuration Bits Affected	1WS, APU, SPU apply

# Bit Allocation in the Bit Byte

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
V	Х	Х	Х	Х	Х	Х	Х

x = don't care

Figure 5. Write-0 Time Slot





Figure 6. Write-1 and Read-Data Time Slot



**NOTE on Figure 7**: Depending on its internal state, a 1-Wire slave device will transmit data to its master (e.g., the DS2482). When responding with a 0, a 1-Wire slave will start pulling the line low during  $t_{W1L}$ ; its internal timing generator determines when this pulldown ends and the voltage starts rising again. When responding with a 1, a 1-Wire slave will not hold the line low at all, and the voltage starts rising as soon as  $t_{W1L}$  is over. 1-Wire device data sheets use the term  $t_{RL}$  instead of  $t_{W1L}$  to describe a read-data time slot. Technically,  $t_{RL}$  and  $t_{W1L}$  have identical specifications and cannot be distinguished from each other.

# 1-Wire Write Byte

Command Code	A5h
Command Parameter	Data Byte
Description	Writes single data byte to selected 1-Wire IO channel.
Typical Use	To write commands or data to a 1-Wire IO channel; equivalent to executing eight 1-Wire Single Bit commands, but faster due to less I <sup>2</sup> C traffic.
Restriction	1-Wire activity must have ended before the DS2482 can process this command.
Error Response	Command code and data byte will not be acknowledged if 1WB = 1 at the time the command code is received and the command will be ignored.
Command Duration	$8 \times t_{SLOT}$ + maximum 262.5ns, counted from falling edge of the last bit (LS bit) of the data byte.
1-Wire Activity	Begins maximum 262.5ns after falling SCL edge of the LS bit of the data byte (i.e., before the data byte acknowledge). <b>NOTE</b> : The bit order on the I <sup>2</sup> C bus and the 1-Wire line is different. (1-Wire: LS-bit first; I <sup>2</sup> C: MS-bit first) Therefore, 1-Wire activity cannot begin before the DS2482 has received the full data byte.
Read Pointer Position	Status Register (for busy polling)
Status Bits Affected	1WB (set to 1 for 8 × t <sub>SLOT</sub> )
Configuration Bits Affected	1WS, SPU, APU apply

# 1-Wire Read Byte

Command Code	96h
Command Parameter	None
Description	Generates eight read data time slots on the selected 1-Wire IO channel and stores result in the Read Data Register.
Typical Use	To read data from a 1-Wire IO channel; equivalent to executing eight 1-Wire Single Bit commands with V = 1 (write 1 time slot), but faster due to less I <sup>2</sup> C traffic.
Restriction	1-Wire activity must have ended before the DS2482 can process this command.
Error Response	Command code will not be acknowledged if 1WB = 1 at the time the command code is received and the command will be ignored.
Command Duration	8 × t <sub>SLOT</sub> + maximum 262.5ns, counted from the falling SCL edge of the command code acknowledge bit.
1-Wire Activity	Begins maximum 262.5ns after the falling SCL edge of the command code acknowledge bit.
Read Pointer Position	Status Register (for busy polling) <b>NOTE</b> : To read the data byte received from the 1-Wire IO channel, issue the Set Read Pointer command and select the Read Data Register. Then access the DS2482 in read mode.
Status Bits Affected	1WB (set to 1 for 8 × t <sub>SLOT</sub> )
Configuration Bits Affected	1WS, APU apply

# 1-Wire Triplet

Command Code	78h
Command Parameter	Direction Byte
Description	Generates three times slots, two read-time slots and one-write time slot, at the selected 1-Wire IO channel. The type of write-time slot depends on the result of the read-time slots and the direction byte. The direction byte determines the type of write-time slot if both read-time slots are 0 (a typical case). In this case the DS2482 will generate a write-1 time slot if $V = 1$ and a write-0 time slot if $V = 0$ . If the read-time slots are 0 and 1, there will follow a write 0 time slot. If the read-time slots are 1 and 0, there will follow a write 1 time slot. If the read-time slots are both 1 (error case), the subsequent write time slot will be a write 1.
Typical Use	To perform a 1-Wire Search ROM sequence; a full sequence requires this command to be executed 64 times to identify and address one device.
Restriction	1-Wire activity must have ended before the DS2482 can process this command.
Error Response	Command code and direction byte will not be acknowledged if 1WB = 1 at the time the command code is received and the command will be ignored.
Command Duration	$3 \times t_{SLOT}$ + maximum 262.5ns, counted from the falling SCL edge of the first bit (MS bit) of the direction byte.
1-Wire Activity	Begins maximum 262.5ns after the falling SCL edge of the MS bit of the direction byte.
Read Pointer Position	Status Register (for busy polling)
Status Bits Affected	1WB (set to 1 for $3 \times t_{SLOT}$ ) SBR is updated at the first $t_{MSR}$ TSB and DIR are updated at the second $t_{MSR}$ (i.e., at $t_{SLOT} + t_{MSR}$ )
Configuration Bits Affected	1WS, APU apply

# Bit Allocation in the Direction Byte

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
V	Х	Х	Х	Х	Х	Х	Х

x = don't care

# I<sup>2</sup>C INTERFACE


# **General Characteristics**

The I²C bus uses a data line (SDA) plus a clock signal (SCL) for communication. Both SDA and SCL are bidirectional lines, connected to a positive supply voltage through a pullup resistor. When there is no communication, both lines are HIGH. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function. Data on the I²C bus can be transferred at rates of up to 100kbps in the Standard-mode, up to 400kbps in the Fast-mode. The DS2482 works in both modes.

A device that sends data on the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the communication is called a "master." The devices that are controlled by the master are "slaves." To be individually accessed, each device must have a slave address that does not conflict with other devices on the bus.

Data transfers may be initiated only when the bus is not busy. The master generates the serial clock (SCL), controls the bus access, generates the START and STOP conditions, and determines the number of data bytes transferred between START and STOP (Figure 7). Data is transferred in bytes with the most significant bit being transmitted first. After each byte follows an acknowledge bit to allow synchronization between master and slave.


Figure 7. I<sup>2</sup>C Protocol Overview



#### **Slave Address**

The slave address to which the DS2482 responds is shown in Figure 8. The logic states at the address pins AD0, AD1 and AD2 determine the value of the address bits A0, A1, and A2. The address pins allow the device to respond to one of eight possible slave addresses. The slave address is part of the slave-address/control byte. The last bit of the slave-address/control byte  $(R/\overline{W})$  defines the data direction. When set to a 0, subsequent data will flow from master to slave (write access); when set to a 1, data will flow from slave to master (read access).

Figure 8. DS2482 Slave Address



#### I<sup>2</sup>C Definitions

The following terminology is commonly used to describe I<sup>2</sup>C data transfers. The timing references are defined in Figure 9.

Bus Idle or Not Busy: Both, SDA and SCL, are inactive and in their logic HIGH states.

**START Condition:** To initiate communication with a slave, the master has to generate a START condition. A START condition is defined as a change in state of SDA from HIGH to LOW while SCL remains HIGH.

**STOP Condition:** To end communication with a slave, the master has to generate a STOP condition. A STOP condition is defined as a change in state of SDA from LOW to HIGH while SCL remains HIGH.

**Repeated START Condition:** Repeated starts are commonly used for read accesses to select a specific data source or address to read from. The master can use a repeated START condition at the end of a data transfer to immediately initiate a new data transfer following the current one. A repeated START condition is generated the same way as a normal START condition, but without leaving the bus idle after a STOP condition.

**Data Valid:** With the exception of the START and STOP condition, transitions of SDA may occur only during the LOW state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the required setup and hold time ( $t_{HD:DAT}$  after the falling edge of SCL and  $t_{SU:DAT}$  before the rising edge of SCL, see Figure 9). There is one clock pulse per bit of data. Data is shifted into the receiving device during the rising edge of the SCL.

When finished with writing, the master must release the SDA line for a sufficient amount of setup time (minimum  $t_{\text{SU:DAT}} + t_{\text{R}}$  in Figure 9) before the next rising edge of SCL to start reading. The slave shifts out each data bit on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. The master generates all SCL clock pulses, including those needed to read from a slave.


**Acknowledge:** Usually, a receiving device, when addressed, is obliged to generate an acknowledge after the receipt of each byte. The master must generate a clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull SDA LOW during the acknowledge clock pulse in such a way that SDA is stable LOW during the HIGH period of the acknowledge-related clock pulse plus the required setup and hold time (t<sub>HD:DAT</sub> after the falling edge of SCL and t<sub>SU:DAT</sub> before the rising edge of SCL).

**Not Acknowledged by Slave**: A slave device may be unable to receive or transmit data, e.g., because it is busy performing some real-time function. In this case the slave device will not acknowledge its slave address and leave the SDA line HIGH.

A slave device that is ready to communicate will acknowledge at least its slave address. However, some time later the slave may refuse to accept data, e.g., because of an invalid command code or parameter. In this case the slave device will not acknowledge any of the bytes that it refuses and will leave SDA HIGH. In either case, after a slave has failed to acknowledge, the master first needs to generate a repeated START condition or a STOP condition followed by a START condition to begin a new data transfer.

**Not Acknowledged by Master:** At some time when receiving data, the master must signal an end of data to the slave device. To achieve this, the master does not acknowledge the last byte that it has received from the slave. In response, the slave releases SDA, allowing the master to generate the STOP condition.

Figure 9. I<sup>2</sup>C Timing Diagram



# Writing to the DS2482

To write to the DS2482, the master must access the device in write mode, i.e., the slave address must be sent with the direction bit set to 0. The next byte to be sent is a command code, which, depending on the command, may be followed by a command parameter. The DS2482 will acknowledge valid command codes and expected/valid command parameters. Additional bytes or invalid command parameters will never be acknowledged.

# Reading from the DS2482

To read from the DS2482, the master must access the device in read mode, i. e., the slave address must be sent with the direction bit set to 1. The read pointer determines the register that the master will read from. The master may continue reading the same register over and over again, without having to re-address the device, e. g., to watch the 1WB changing from 1 to 0. To read from a different register, the master must issue the Set Read Pointer command and then access the DS2482 again in read mode.

# I<sup>2</sup>C Communication—Legend

SYMBOL	DESCRIPTION
S	START Condition
AD,0	Select DS2482 for Write Access
AD,1	Select DS2482 for Read Access
Sr	Repeated START Condition
Р	STOP Condition
Α	Acknowledged
A۱	Not Acknowledged
(Idle)	Bus Not Busy
<byte></byte>	Transfer of 1 Byte

SYMBOL	DESCRIPTION
DRST	Command "Device Reset", F0h
WCFG	Command "Write Configuration", D2h
CHSL	Command "Channel Select", C3h
SRP	Command "Set Read Pointer", E1h
1WRS	Command "1-Wire Reset", B4h
1WWB	Command "1-Wire Write Byte", A5h
1WRB	Command "1-Wire Read Byte", 96h
1WSB	Command "1-Wire Single Bit", 87h
1WT	Command "1-Wire Triplet", 78h

## **Data Direction Codes**

Master-to-Slave Slave-to-Master

# I<sup>2</sup>C Communication Examples

Device Reset, e.g., after power-up

S AD,0 A DRST A <u>Sr</u> <u>AD,1</u> <u>A <byte> A\</u> P

This example includes an optional read access to verify the success of the command.

# Write Configuration, e.g., before starting 1-Wire activity power-up

Case A: 1-Wire idle (1WB = 0)

S AD,0 A WCFG A <br/>byte> A Sr AD,1 A <br/>
A <br/>
Sr AD,1 A <br/>
Sr AD,1 P

This example includes an optional read access to verify the success of the command.

Case B: 1-Wire busy (1WB = 1)

S AD,0 A WCFG A\ P

The master should stop and restart as soon as the DS2482 does not acknowledge the command code.

# Channel Select, e.g., to select another 1-Wire channel

Case A: 1-Wire idle (1WB = 0)

S AD,0 A CHSL A E1h A <u>Sr</u> <u>AD,1 A <byte> A\</u> P

E1h is the valid channel selection code for IO1. This example includes an <u>optional read access</u> to verify the success of the command.

Case B: 1-Wire idle (1WB = 0), invalid channel selection code

S AD,0 A CHSL A E5h A\ P

E5h is an invalid channel selection code.

Case C: 1-Wire busy (1WB = 1)

S AD,0 A CHSL A\ P

The master should stop and restart as soon as the DS2482 does not acknowledge the command code.

# Set Read Pointer, e.g., to read from another register

Case A: valid read pointer code

S AD,0 A SRP A C3h A P

C3h is the valid read pointer code for the configuration register.

Case B: invalid read pointer code

S AD,0 A SRP A E5h A\ P

E5h is an invalid read pointer code.

# 1-Wire Reset, e.g., to begin or end 1-Wire communication

Case A: 1-Wire idle (1WB = 0), no busy polling to read the result

S	AD,0	Α	1WRS	Α	Р	(Idle)	S	AD,1	Α	<byte></byte>	A۱	Р
	,					` ,		,		,		

In the first cycle, the master sends the command; then the master waits (Idle) for the 1-Wire Reset to complete. In the second cycle the DS2482 is accessed to read the result of the 1-Wire Reset from the Status Register.

Case B: 1-Wire idle (1WB = 0), busy polling until the 1-Wire Command is completed, then read the result

O <u>doc D. 1</u>	VVII C IGIO	<i>,</i> (144D	0), 500	y poming	aritii tiic	I VVIIC	Commu	10 10 0011	ipicica,	uncin rea	a tile rec	, uit
S	AD,0	Α	1WRS	Α	Sr	AD,1	Α	<byte></byte>	Α	 byte>	A۱	Р

Repeat until the 1WB bit has changed to 0

Case C: 1-Wire busy (1WB = 1)

S	AD,0	Α	1WRS	A۱	Р

The master should stop and restart as soon as the DS2482 does not acknowledge the command code.


# 1-Wire Write Byte, e.g., to send a command code to a 1-Wire IO channel

Case A: 1-Wire idle (1WB = 0), no busy polling

S	AD 0	À	1WWB	A	33h	Α	Р	(Idle)
3	AD,0		IVVVVD		3311	^	Г	(lule)

33h is the valid 1-Wire ROM function command for Read ROM. The idle time is needed for the 1-Wire function to complete. There is no data read back from the 1-Wire line with this command.

Case B: 1-Wire idle (1WB = 0), busy polling until the 1-Wire Command is completed.



When 1WB has changed from 1 to 0, the 1-Wire Write Byte command is completed.

Case C: 1-Wire busy (1WB = 1)

S   AD,0   A   1WWB   A\   P
------------------------------

The master should stop and restart as soon as the DS2482 does not acknowledge the command code.


# 1-Wire Read Byte, e. g., to read a byte from a 1-Wire IO channel

Case A: 1-Wire idle (1WB = 0), no busy polling, set read pointer after idle time.

S	AD,0	Α	1WRB	Α	Р	(ldle)	


The idle time is needed for the 1-Wire function to complete. Then set the read pointer to the read data register (code E1h) and access the device again to read the data byte that was obtained from the 1-Wire IO channel.

Case B: 1-Wire idle (1WB = 0), no busy polling, set read pointer **before** idle time.



_							
<b>~</b>	(Idle)	S	AD,1	Α	 byte>	A۱	Р


The read pointer is set to the read data register (code E1h) while the 1-Wire Read Byte command is still in progress. Then, after the 1-Wire function is completed, the device is accessed to read the data byte that was obtained from the 1-Wire IO channel.



Ca	ase C: 1	-Wire bu	busy (1WB = 1)						
	S	AD,0	Α	1WT	A۱	Р			

The master should stop and restart as soon as the DS2482 does not acknowledge the command code.

Figure 10. Application Schematic



# **Application Information**

#### SDA and SCL Pullup Resistors

SDA is an open-drain output on the DS2482 that requires a pullup resistor to realize high logic levels. Because the DS2482 uses SCL only as input (no clock stretching) the master can drive SCL either through an open-drain/collector output with a pullup resistor or a push-pull output.

#### Pullup Resistor R<sub>P</sub> Sizing

According to the I<sup>2</sup>C specification, a slave device must be able to sink at least 3mA at a  $V_{OL}$  of 0.4V. This DC condition determines the minimum value of the pullup resistor: **Rpmin = (V<sub>CC</sub> - 0.4V)/3mA.** With an operating voltage of 5.5V, the minimum value for the pullup resistor is 1.7k $\Omega$ . The "Minimum RP" line in Figure 11 shows how the minimum pullup resistor changes with the operating voltage.

For I²C systems, the rise time and fall time are measured from 30% to 70% of the pullup voltage. The maximum bus capacitance  $C_B$  is 400pF. The maximum rise time at standard speed must not exceed 1000ns and 300ns at fast speed. Assuming maximum rise time, the maximum resistor value at any given capacitance  $C_b$  is calculated as: Rpmaxs = 1000ns/( $C_B*In(7/3)$ ) (standard speed) and Rpmaxf = 300ns/( $C_B*In(7/3)$ ) (fast speed). For a bus capacitance of 400pF the maximum pullup resistor values are 2.95k $\Omega$  at standard speed and 885 $\Omega$  at fast speed. A value between of 1.7k $\Omega$  and 2.95k $\Omega$  meets all requirements at standard speed.

Since a  $885\Omega$  pullup resistor, as would be required to meet the rise time specification at fast speed and 400pF bus capacitance, is lower than Rpmin at 5.5V, a different approach is necessary. The "Max. Load..." line in Figure 11 is generated by first calculating the minimum pullup resistor at any given operating voltage ("Minimum Rp" line) and then calculating the respective bus capacitance that yields a rise time of 300ns.

Only for pullup voltages of 3V and lower can the maximum permissible bus capacitance of 400pF be maintained. A reduced bus capacitance of 300pF is acceptable for pullup voltages of 4V and lower. For fast speed operation at any pullup voltage, the bus capacitance must not exceed 200pF. The corresponding pullup resistor value at the voltage is indicated by the "Minimum Rp" line.




Figure 11. I<sup>2</sup>C Fast Mode Pullup Resistor Selection Chart

# PACKAGE INFORMATION

For the latest package outline information and land patterns, go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
16 SO (150 mil)	S16+5	<u>21-0041</u>

# **REVISION HISTORY**

REVISION DATE	DESCRIPTION	PAGES CHANGED
8/08	Removed the 1-Wire line termination resistor and references to it from the <i>Typical Operating Circuit</i> and Figure 11.	1, 21
	Conversion to lead (Pb) free product.	1
11/09	Removed the presence pulse masking feature.	1, 3, 4, 5, 6, 7, 9, 10, 11, 12
	Revised the recommendation on the use of active pullup.	6